1742af7e7SThierry Reding#include <dt-bindings/clock/tegra210-car.h> 2742af7e7SThierry Reding#include <dt-bindings/gpio/tegra-gpio.h> 3742af7e7SThierry Reding#include <dt-bindings/memory/tegra210-mc.h> 4742af7e7SThierry Reding#include <dt-bindings/pinctrl/pinctrl-tegra.h> 5742af7e7SThierry Reding#include <dt-bindings/interrupt-controller/arm-gic.h> 6e2bed1ebSWei Ni#include <dt-bindings/thermal/tegra124-soctherm.h> 7742af7e7SThierry Reding 8742af7e7SThierry Reding/ { 9742af7e7SThierry Reding compatible = "nvidia,tegra210"; 10742af7e7SThierry Reding interrupt-parent = <&lic>; 11742af7e7SThierry Reding #address-cells = <2>; 12742af7e7SThierry Reding #size-cells = <2>; 13742af7e7SThierry Reding 14475d99fcSRob Herring pcie@1003000 { 15589a2d3fSThierry Reding compatible = "nvidia,tegra210-pcie"; 16589a2d3fSThierry Reding device_type = "pci"; 17589a2d3fSThierry Reding reg = <0x0 0x01003000 0x0 0x00000800 /* PADS registers */ 18589a2d3fSThierry Reding 0x0 0x01003800 0x0 0x00000800 /* AFI registers */ 19589a2d3fSThierry Reding 0x0 0x02000000 0x0 0x10000000>; /* configuration space */ 20589a2d3fSThierry Reding reg-names = "pads", "afi", "cs"; 21589a2d3fSThierry Reding interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 22589a2d3fSThierry Reding <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 23589a2d3fSThierry Reding interrupt-names = "intr", "msi"; 24589a2d3fSThierry Reding 25589a2d3fSThierry Reding #interrupt-cells = <1>; 26589a2d3fSThierry Reding interrupt-map-mask = <0 0 0 0>; 27589a2d3fSThierry Reding interrupt-map = <0 0 0 0 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>; 28589a2d3fSThierry Reding 29589a2d3fSThierry Reding bus-range = <0x00 0xff>; 30589a2d3fSThierry Reding #address-cells = <3>; 31589a2d3fSThierry Reding #size-cells = <2>; 32589a2d3fSThierry Reding 33589a2d3fSThierry Reding ranges = <0x82000000 0 0x01000000 0x0 0x01000000 0 0x00001000 /* port 0 configuration space */ 34589a2d3fSThierry Reding 0x82000000 0 0x01001000 0x0 0x01001000 0 0x00001000 /* port 1 configuration space */ 35589a2d3fSThierry Reding 0x81000000 0 0x0 0x0 0x12000000 0 0x00010000 /* downstream I/O (64 KiB) */ 36589a2d3fSThierry Reding 0x82000000 0 0x13000000 0x0 0x13000000 0 0x0d000000 /* non-prefetchable memory (208 MiB) */ 37589a2d3fSThierry Reding 0xc2000000 0 0x20000000 0x0 0x20000000 0 0x20000000>; /* prefetchable memory (512 MiB) */ 38589a2d3fSThierry Reding 39589a2d3fSThierry Reding clocks = <&tegra_car TEGRA210_CLK_PCIE>, 40589a2d3fSThierry Reding <&tegra_car TEGRA210_CLK_AFI>, 41589a2d3fSThierry Reding <&tegra_car TEGRA210_CLK_PLL_E>, 42589a2d3fSThierry Reding <&tegra_car TEGRA210_CLK_CML0>; 43589a2d3fSThierry Reding clock-names = "pex", "afi", "pll_e", "cml"; 44589a2d3fSThierry Reding resets = <&tegra_car 70>, 45589a2d3fSThierry Reding <&tegra_car 72>, 46589a2d3fSThierry Reding <&tegra_car 74>; 47589a2d3fSThierry Reding reset-names = "pex", "afi", "pcie_x"; 48589a2d3fSThierry Reding status = "disabled"; 49589a2d3fSThierry Reding 50589a2d3fSThierry Reding pci@1,0 { 51589a2d3fSThierry Reding device_type = "pci"; 52589a2d3fSThierry Reding assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>; 53589a2d3fSThierry Reding reg = <0x000800 0 0 0 0>; 54475d99fcSRob Herring bus-range = <0x00 0xff>; 55589a2d3fSThierry Reding status = "disabled"; 56589a2d3fSThierry Reding 57589a2d3fSThierry Reding #address-cells = <3>; 58589a2d3fSThierry Reding #size-cells = <2>; 59589a2d3fSThierry Reding ranges; 60589a2d3fSThierry Reding 61589a2d3fSThierry Reding nvidia,num-lanes = <4>; 62589a2d3fSThierry Reding }; 63589a2d3fSThierry Reding 64589a2d3fSThierry Reding pci@2,0 { 65589a2d3fSThierry Reding device_type = "pci"; 66589a2d3fSThierry Reding assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>; 67589a2d3fSThierry Reding reg = <0x001000 0 0 0 0>; 68475d99fcSRob Herring bus-range = <0x00 0xff>; 69589a2d3fSThierry Reding status = "disabled"; 70589a2d3fSThierry Reding 71589a2d3fSThierry Reding #address-cells = <3>; 72589a2d3fSThierry Reding #size-cells = <2>; 73589a2d3fSThierry Reding ranges; 74589a2d3fSThierry Reding 75589a2d3fSThierry Reding nvidia,num-lanes = <1>; 76589a2d3fSThierry Reding }; 77589a2d3fSThierry Reding }; 78589a2d3fSThierry Reding 79be70771dSThierry Reding host1x@50000000 { 80742af7e7SThierry Reding compatible = "nvidia,tegra210-host1x", "simple-bus"; 81742af7e7SThierry Reding reg = <0x0 0x50000000 0x0 0x00034000>; 82742af7e7SThierry Reding interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, /* syncpt */ 83742af7e7SThierry Reding <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; /* general */ 84742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_HOST1X>; 85742af7e7SThierry Reding clock-names = "host1x"; 86742af7e7SThierry Reding resets = <&tegra_car 28>; 87742af7e7SThierry Reding reset-names = "host1x"; 88742af7e7SThierry Reding 89742af7e7SThierry Reding #address-cells = <2>; 90742af7e7SThierry Reding #size-cells = <2>; 91742af7e7SThierry Reding 92742af7e7SThierry Reding ranges = <0x0 0x54000000 0x0 0x54000000 0x0 0x01000000>; 93742af7e7SThierry Reding 94116503a6SMikko Perttunen iommus = <&mc TEGRA_SWGROUP_HC>; 95116503a6SMikko Perttunen 96be70771dSThierry Reding dpaux1: dpaux@54040000 { 97742af7e7SThierry Reding compatible = "nvidia,tegra210-dpaux"; 98742af7e7SThierry Reding reg = <0x0 0x54040000 0x0 0x00040000>; 99742af7e7SThierry Reding interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; 100742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DPAUX1>, 101742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_DP>; 102742af7e7SThierry Reding clock-names = "dpaux", "parent"; 103742af7e7SThierry Reding resets = <&tegra_car 207>; 104742af7e7SThierry Reding reset-names = "dpaux"; 10596d1f078SJon Hunter power-domains = <&pd_sor>; 106742af7e7SThierry Reding status = "disabled"; 10766b2d6e9SJon Hunter 10866b2d6e9SJon Hunter state_dpaux1_aux: pinmux-aux { 10966b2d6e9SJon Hunter groups = "dpaux-io"; 11066b2d6e9SJon Hunter function = "aux"; 11166b2d6e9SJon Hunter }; 11266b2d6e9SJon Hunter 11366b2d6e9SJon Hunter state_dpaux1_i2c: pinmux-i2c { 11466b2d6e9SJon Hunter groups = "dpaux-io"; 11566b2d6e9SJon Hunter function = "i2c"; 11666b2d6e9SJon Hunter }; 11766b2d6e9SJon Hunter 11866b2d6e9SJon Hunter state_dpaux1_off: pinmux-off { 11966b2d6e9SJon Hunter groups = "dpaux-io"; 12066b2d6e9SJon Hunter function = "off"; 12166b2d6e9SJon Hunter }; 12266b2d6e9SJon Hunter 12366b2d6e9SJon Hunter i2c-bus { 12466b2d6e9SJon Hunter #address-cells = <1>; 12566b2d6e9SJon Hunter #size-cells = <0>; 12666b2d6e9SJon Hunter }; 127742af7e7SThierry Reding }; 128742af7e7SThierry Reding 129be70771dSThierry Reding vi@54080000 { 130742af7e7SThierry Reding compatible = "nvidia,tegra210-vi"; 131742af7e7SThierry Reding reg = <0x0 0x54080000 0x0 0x00040000>; 132742af7e7SThierry Reding interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; 133742af7e7SThierry Reding status = "disabled"; 134742af7e7SThierry Reding }; 135742af7e7SThierry Reding 136be70771dSThierry Reding tsec@54100000 { 137742af7e7SThierry Reding compatible = "nvidia,tegra210-tsec"; 138742af7e7SThierry Reding reg = <0x0 0x54100000 0x0 0x00040000>; 139742af7e7SThierry Reding }; 140742af7e7SThierry Reding 141be70771dSThierry Reding dc@54200000 { 142742af7e7SThierry Reding compatible = "nvidia,tegra210-dc"; 143742af7e7SThierry Reding reg = <0x0 0x54200000 0x0 0x00040000>; 144742af7e7SThierry Reding interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; 145742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DISP1>, 146742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_P>; 147742af7e7SThierry Reding clock-names = "dc", "parent"; 148742af7e7SThierry Reding resets = <&tegra_car 27>; 149742af7e7SThierry Reding reset-names = "dc"; 150742af7e7SThierry Reding 151742af7e7SThierry Reding iommus = <&mc TEGRA_SWGROUP_DC>; 152742af7e7SThierry Reding 153742af7e7SThierry Reding nvidia,head = <0>; 154742af7e7SThierry Reding }; 155742af7e7SThierry Reding 156be70771dSThierry Reding dc@54240000 { 157742af7e7SThierry Reding compatible = "nvidia,tegra210-dc"; 158742af7e7SThierry Reding reg = <0x0 0x54240000 0x0 0x00040000>; 159742af7e7SThierry Reding interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>; 160742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DISP2>, 161742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_P>; 162742af7e7SThierry Reding clock-names = "dc", "parent"; 163742af7e7SThierry Reding resets = <&tegra_car 26>; 164742af7e7SThierry Reding reset-names = "dc"; 165742af7e7SThierry Reding 166742af7e7SThierry Reding iommus = <&mc TEGRA_SWGROUP_DCB>; 167742af7e7SThierry Reding 168742af7e7SThierry Reding nvidia,head = <1>; 169742af7e7SThierry Reding }; 170742af7e7SThierry Reding 171be70771dSThierry Reding dsi@54300000 { 172742af7e7SThierry Reding compatible = "nvidia,tegra210-dsi"; 173742af7e7SThierry Reding reg = <0x0 0x54300000 0x0 0x00040000>; 174742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DSIA>, 175742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_DSIALP>, 176742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_D_OUT0>; 177742af7e7SThierry Reding clock-names = "dsi", "lp", "parent"; 178742af7e7SThierry Reding resets = <&tegra_car 48>; 179742af7e7SThierry Reding reset-names = "dsi"; 18096d1f078SJon Hunter power-domains = <&pd_sor>; 181742af7e7SThierry Reding nvidia,mipi-calibrate = <&mipi 0x0c0>; /* DSIA & DSIB pads */ 182742af7e7SThierry Reding 183742af7e7SThierry Reding status = "disabled"; 184742af7e7SThierry Reding 185742af7e7SThierry Reding #address-cells = <1>; 186742af7e7SThierry Reding #size-cells = <0>; 187742af7e7SThierry Reding }; 188742af7e7SThierry Reding 189be70771dSThierry Reding vic@54340000 { 190742af7e7SThierry Reding compatible = "nvidia,tegra210-vic"; 191742af7e7SThierry Reding reg = <0x0 0x54340000 0x0 0x00040000>; 19224963d1bSMikko Perttunen interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; 19324963d1bSMikko Perttunen clocks = <&tegra_car TEGRA210_CLK_VIC03>; 19424963d1bSMikko Perttunen clock-names = "vic"; 19524963d1bSMikko Perttunen resets = <&tegra_car 178>; 19624963d1bSMikko Perttunen reset-names = "vic"; 19724963d1bSMikko Perttunen 19824963d1bSMikko Perttunen iommus = <&mc TEGRA_SWGROUP_VIC>; 19924963d1bSMikko Perttunen power-domains = <&pd_vic>; 200742af7e7SThierry Reding }; 201742af7e7SThierry Reding 202be70771dSThierry Reding nvjpg@54380000 { 203742af7e7SThierry Reding compatible = "nvidia,tegra210-nvjpg"; 204742af7e7SThierry Reding reg = <0x0 0x54380000 0x0 0x00040000>; 205742af7e7SThierry Reding status = "disabled"; 206742af7e7SThierry Reding }; 207742af7e7SThierry Reding 208be70771dSThierry Reding dsi@54400000 { 209742af7e7SThierry Reding compatible = "nvidia,tegra210-dsi"; 210742af7e7SThierry Reding reg = <0x0 0x54400000 0x0 0x00040000>; 211742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DSIB>, 212742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_DSIBLP>, 213742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_D_OUT0>; 214742af7e7SThierry Reding clock-names = "dsi", "lp", "parent"; 215742af7e7SThierry Reding resets = <&tegra_car 82>; 216742af7e7SThierry Reding reset-names = "dsi"; 21796d1f078SJon Hunter power-domains = <&pd_sor>; 218742af7e7SThierry Reding nvidia,mipi-calibrate = <&mipi 0x300>; /* DSIC & DSID pads */ 219742af7e7SThierry Reding 220742af7e7SThierry Reding status = "disabled"; 221742af7e7SThierry Reding 222742af7e7SThierry Reding #address-cells = <1>; 223742af7e7SThierry Reding #size-cells = <0>; 224742af7e7SThierry Reding }; 225742af7e7SThierry Reding 226be70771dSThierry Reding nvdec@54480000 { 227742af7e7SThierry Reding compatible = "nvidia,tegra210-nvdec"; 228742af7e7SThierry Reding reg = <0x0 0x54480000 0x0 0x00040000>; 229742af7e7SThierry Reding status = "disabled"; 230742af7e7SThierry Reding }; 231742af7e7SThierry Reding 232be70771dSThierry Reding nvenc@544c0000 { 233742af7e7SThierry Reding compatible = "nvidia,tegra210-nvenc"; 234742af7e7SThierry Reding reg = <0x0 0x544c0000 0x0 0x00040000>; 235742af7e7SThierry Reding status = "disabled"; 236742af7e7SThierry Reding }; 237742af7e7SThierry Reding 238be70771dSThierry Reding tsec@54500000 { 239742af7e7SThierry Reding compatible = "nvidia,tegra210-tsec"; 240742af7e7SThierry Reding reg = <0x0 0x54500000 0x0 0x00040000>; 241742af7e7SThierry Reding status = "disabled"; 242742af7e7SThierry Reding }; 243742af7e7SThierry Reding 244be70771dSThierry Reding sor@54540000 { 245742af7e7SThierry Reding compatible = "nvidia,tegra210-sor"; 246742af7e7SThierry Reding reg = <0x0 0x54540000 0x0 0x00040000>; 247742af7e7SThierry Reding interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; 248742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SOR0>, 249742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_D_OUT0>, 250742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_DP>, 251742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_SOR_SAFE>; 252742af7e7SThierry Reding clock-names = "sor", "parent", "dp", "safe"; 253742af7e7SThierry Reding resets = <&tegra_car 182>; 254742af7e7SThierry Reding reset-names = "sor"; 25566b2d6e9SJon Hunter pinctrl-0 = <&state_dpaux_aux>; 25666b2d6e9SJon Hunter pinctrl-1 = <&state_dpaux_i2c>; 25766b2d6e9SJon Hunter pinctrl-2 = <&state_dpaux_off>; 25866b2d6e9SJon Hunter pinctrl-names = "aux", "i2c", "off"; 25996d1f078SJon Hunter power-domains = <&pd_sor>; 260742af7e7SThierry Reding status = "disabled"; 261742af7e7SThierry Reding }; 262742af7e7SThierry Reding 263be70771dSThierry Reding sor@54580000 { 264742af7e7SThierry Reding compatible = "nvidia,tegra210-sor1"; 265742af7e7SThierry Reding reg = <0x0 0x54580000 0x0 0x00040000>; 266742af7e7SThierry Reding interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>; 267742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SOR1>, 268237d5cc7SThierry Reding <&tegra_car TEGRA210_CLK_SOR1_SRC>, 269742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_D2_OUT0>, 270742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_DP>, 271742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_SOR_SAFE>; 272237d5cc7SThierry Reding clock-names = "sor", "source", "parent", "dp", "safe"; 273742af7e7SThierry Reding resets = <&tegra_car 183>; 274742af7e7SThierry Reding reset-names = "sor"; 27566b2d6e9SJon Hunter pinctrl-0 = <&state_dpaux1_aux>; 27666b2d6e9SJon Hunter pinctrl-1 = <&state_dpaux1_i2c>; 27766b2d6e9SJon Hunter pinctrl-2 = <&state_dpaux1_off>; 27866b2d6e9SJon Hunter pinctrl-names = "aux", "i2c", "off"; 27996d1f078SJon Hunter power-domains = <&pd_sor>; 280742af7e7SThierry Reding status = "disabled"; 281742af7e7SThierry Reding }; 282742af7e7SThierry Reding 283be70771dSThierry Reding dpaux: dpaux@545c0000 { 284742af7e7SThierry Reding compatible = "nvidia,tegra124-dpaux"; 285742af7e7SThierry Reding reg = <0x0 0x545c0000 0x0 0x00040000>; 286742af7e7SThierry Reding interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>; 287742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_DPAUX>, 288742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_DP>; 289742af7e7SThierry Reding clock-names = "dpaux", "parent"; 290742af7e7SThierry Reding resets = <&tegra_car 181>; 291742af7e7SThierry Reding reset-names = "dpaux"; 29296d1f078SJon Hunter power-domains = <&pd_sor>; 293742af7e7SThierry Reding status = "disabled"; 29466b2d6e9SJon Hunter 29566b2d6e9SJon Hunter state_dpaux_aux: pinmux-aux { 29666b2d6e9SJon Hunter groups = "dpaux-io"; 29766b2d6e9SJon Hunter function = "aux"; 29866b2d6e9SJon Hunter }; 29966b2d6e9SJon Hunter 30066b2d6e9SJon Hunter state_dpaux_i2c: pinmux-i2c { 30166b2d6e9SJon Hunter groups = "dpaux-io"; 30266b2d6e9SJon Hunter function = "i2c"; 30366b2d6e9SJon Hunter }; 30466b2d6e9SJon Hunter 30566b2d6e9SJon Hunter state_dpaux_off: pinmux-off { 30666b2d6e9SJon Hunter groups = "dpaux-io"; 30766b2d6e9SJon Hunter function = "off"; 30866b2d6e9SJon Hunter }; 30966b2d6e9SJon Hunter 31066b2d6e9SJon Hunter i2c-bus { 31166b2d6e9SJon Hunter #address-cells = <1>; 31266b2d6e9SJon Hunter #size-cells = <0>; 31366b2d6e9SJon Hunter }; 314742af7e7SThierry Reding }; 315742af7e7SThierry Reding 316be70771dSThierry Reding isp@54600000 { 317742af7e7SThierry Reding compatible = "nvidia,tegra210-isp"; 318742af7e7SThierry Reding reg = <0x0 0x54600000 0x0 0x00040000>; 319742af7e7SThierry Reding interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; 320742af7e7SThierry Reding status = "disabled"; 321742af7e7SThierry Reding }; 322742af7e7SThierry Reding 323be70771dSThierry Reding isp@54680000 { 324742af7e7SThierry Reding compatible = "nvidia,tegra210-isp"; 325742af7e7SThierry Reding reg = <0x0 0x54680000 0x0 0x00040000>; 326742af7e7SThierry Reding interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>; 327742af7e7SThierry Reding status = "disabled"; 328742af7e7SThierry Reding }; 329742af7e7SThierry Reding 330be70771dSThierry Reding i2c@546c0000 { 331742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c-vi"; 332742af7e7SThierry Reding reg = <0x0 0x546c0000 0x0 0x00040000>; 333742af7e7SThierry Reding interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; 334742af7e7SThierry Reding status = "disabled"; 335742af7e7SThierry Reding }; 336742af7e7SThierry Reding }; 337742af7e7SThierry Reding 338be70771dSThierry Reding gic: interrupt-controller@50041000 { 339742af7e7SThierry Reding compatible = "arm,gic-400"; 340742af7e7SThierry Reding #interrupt-cells = <3>; 341742af7e7SThierry Reding interrupt-controller; 342742af7e7SThierry Reding reg = <0x0 0x50041000 0x0 0x1000>, 343742af7e7SThierry Reding <0x0 0x50042000 0x0 0x2000>, 344742af7e7SThierry Reding <0x0 0x50044000 0x0 0x2000>, 345742af7e7SThierry Reding <0x0 0x50046000 0x0 0x2000>; 346742af7e7SThierry Reding interrupts = <GIC_PPI 9 347742af7e7SThierry Reding (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; 348742af7e7SThierry Reding interrupt-parent = <&gic>; 349742af7e7SThierry Reding }; 350742af7e7SThierry Reding 351be70771dSThierry Reding gpu@57000000 { 352742af7e7SThierry Reding compatible = "nvidia,gm20b"; 353742af7e7SThierry Reding reg = <0x0 0x57000000 0x0 0x01000000>, 354742af7e7SThierry Reding <0x0 0x58000000 0x0 0x01000000>; 355742af7e7SThierry Reding interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>, 356742af7e7SThierry Reding <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>; 357742af7e7SThierry Reding interrupt-names = "stall", "nonstall"; 358742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_GPU>, 3594a0778e9SAlexandre Courbot <&tegra_car TEGRA210_CLK_PLL_P_OUT5>, 3604a0778e9SAlexandre Courbot <&tegra_car TEGRA210_CLK_PLL_G_REF>; 3614a0778e9SAlexandre Courbot clock-names = "gpu", "pwr", "ref"; 362742af7e7SThierry Reding resets = <&tegra_car 184>; 363742af7e7SThierry Reding reset-names = "gpu"; 36430f949bcSAlexandre Courbot 36530f949bcSAlexandre Courbot iommus = <&mc TEGRA_SWGROUP_GPU>; 36630f949bcSAlexandre Courbot 367742af7e7SThierry Reding status = "disabled"; 368742af7e7SThierry Reding }; 369742af7e7SThierry Reding 370be70771dSThierry Reding lic: interrupt-controller@60004000 { 371742af7e7SThierry Reding compatible = "nvidia,tegra210-ictlr"; 372742af7e7SThierry Reding reg = <0x0 0x60004000 0x0 0x40>, /* primary controller */ 373742af7e7SThierry Reding <0x0 0x60004100 0x0 0x40>, /* secondary controller */ 374742af7e7SThierry Reding <0x0 0x60004200 0x0 0x40>, /* tertiary controller */ 375742af7e7SThierry Reding <0x0 0x60004300 0x0 0x40>, /* quaternary controller */ 376742af7e7SThierry Reding <0x0 0x60004400 0x0 0x40>, /* quinary controller */ 377742af7e7SThierry Reding <0x0 0x60004500 0x0 0x40>; /* senary controller */ 378742af7e7SThierry Reding interrupt-controller; 379742af7e7SThierry Reding #interrupt-cells = <3>; 380742af7e7SThierry Reding interrupt-parent = <&gic>; 381742af7e7SThierry Reding }; 382742af7e7SThierry Reding 383be70771dSThierry Reding timer@60005000 { 384742af7e7SThierry Reding compatible = "nvidia,tegra210-timer", "nvidia,tegra20-timer"; 385742af7e7SThierry Reding reg = <0x0 0x60005000 0x0 0x400>; 386742af7e7SThierry Reding interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 387742af7e7SThierry Reding <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 388742af7e7SThierry Reding <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, 389742af7e7SThierry Reding <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, 390742af7e7SThierry Reding <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, 391742af7e7SThierry Reding <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; 392742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_TIMER>; 393742af7e7SThierry Reding clock-names = "timer"; 394742af7e7SThierry Reding }; 395742af7e7SThierry Reding 396be70771dSThierry Reding tegra_car: clock@60006000 { 397742af7e7SThierry Reding compatible = "nvidia,tegra210-car"; 398742af7e7SThierry Reding reg = <0x0 0x60006000 0x0 0x1000>; 399742af7e7SThierry Reding #clock-cells = <1>; 400742af7e7SThierry Reding #reset-cells = <1>; 401742af7e7SThierry Reding }; 402742af7e7SThierry Reding 403be70771dSThierry Reding flow-controller@60007000 { 404742af7e7SThierry Reding compatible = "nvidia,tegra210-flowctrl"; 405742af7e7SThierry Reding reg = <0x0 0x60007000 0x0 0x1000>; 406742af7e7SThierry Reding }; 407742af7e7SThierry Reding 408be70771dSThierry Reding gpio: gpio@6000d000 { 40901665512SStephen Warren compatible = "nvidia,tegra210-gpio", "nvidia,tegra30-gpio"; 410742af7e7SThierry Reding reg = <0x0 0x6000d000 0x0 0x1000>; 411742af7e7SThierry Reding interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, 412742af7e7SThierry Reding <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>, 413742af7e7SThierry Reding <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>, 414742af7e7SThierry Reding <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>, 415742af7e7SThierry Reding <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, 416742af7e7SThierry Reding <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>, 417742af7e7SThierry Reding <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>, 418742af7e7SThierry Reding <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>; 419742af7e7SThierry Reding #gpio-cells = <2>; 420742af7e7SThierry Reding gpio-controller; 421742af7e7SThierry Reding #interrupt-cells = <2>; 422742af7e7SThierry Reding interrupt-controller; 423742af7e7SThierry Reding }; 424742af7e7SThierry Reding 425be70771dSThierry Reding apbdma: dma@60020000 { 426742af7e7SThierry Reding compatible = "nvidia,tegra210-apbdma", "nvidia,tegra148-apbdma"; 427742af7e7SThierry Reding reg = <0x0 0x60020000 0x0 0x1400>; 428742af7e7SThierry Reding interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, 429742af7e7SThierry Reding <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, 430742af7e7SThierry Reding <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>, 431742af7e7SThierry Reding <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, 432742af7e7SThierry Reding <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>, 433742af7e7SThierry Reding <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, 434742af7e7SThierry Reding <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, 435742af7e7SThierry Reding <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>, 436742af7e7SThierry Reding <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, 437742af7e7SThierry Reding <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, 438742af7e7SThierry Reding <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, 439742af7e7SThierry Reding <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, 440742af7e7SThierry Reding <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, 441742af7e7SThierry Reding <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, 442742af7e7SThierry Reding <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, 443742af7e7SThierry Reding <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, 444742af7e7SThierry Reding <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, 445742af7e7SThierry Reding <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, 446742af7e7SThierry Reding <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, 447742af7e7SThierry Reding <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, 448742af7e7SThierry Reding <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, 449742af7e7SThierry Reding <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, 450742af7e7SThierry Reding <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, 451742af7e7SThierry Reding <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, 452742af7e7SThierry Reding <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, 453742af7e7SThierry Reding <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, 454742af7e7SThierry Reding <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, 455742af7e7SThierry Reding <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, 456742af7e7SThierry Reding <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, 457742af7e7SThierry Reding <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, 458742af7e7SThierry Reding <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, 459742af7e7SThierry Reding <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>; 460742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_APBDMA>; 461742af7e7SThierry Reding clock-names = "dma"; 462742af7e7SThierry Reding resets = <&tegra_car 34>; 463742af7e7SThierry Reding reset-names = "dma"; 464742af7e7SThierry Reding #dma-cells = <1>; 465742af7e7SThierry Reding }; 466742af7e7SThierry Reding 467be70771dSThierry Reding apbmisc@70000800 { 468742af7e7SThierry Reding compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc"; 469742af7e7SThierry Reding reg = <0x0 0x70000800 0x0 0x64>, /* Chip revision */ 470742af7e7SThierry Reding <0x0 0x7000e864 0x0 0x04>; /* Strapping options */ 471742af7e7SThierry Reding }; 472742af7e7SThierry Reding 473be70771dSThierry Reding pinmux: pinmux@700008d4 { 474742af7e7SThierry Reding compatible = "nvidia,tegra210-pinmux"; 475742af7e7SThierry Reding reg = <0x0 0x700008d4 0x0 0x29c>, /* Pad control registers */ 476742af7e7SThierry Reding <0x0 0x70003000 0x0 0x294>; /* Mux registers */ 477742af7e7SThierry Reding }; 478742af7e7SThierry Reding 479742af7e7SThierry Reding /* 480742af7e7SThierry Reding * There are two serial driver i.e. 8250 based simple serial 481742af7e7SThierry Reding * driver and APB DMA based serial driver for higher baudrate 482ef769e32SAdam Buchbinder * and performance. To enable the 8250 based driver, the compatible 483742af7e7SThierry Reding * is "nvidia,tegra124-uart", "nvidia,tegra20-uart" and to enable 48468cd8b2eSThierry Reding * the APB DMA based serial driver, the compatible is 485742af7e7SThierry Reding * "nvidia,tegra124-hsuart", "nvidia,tegra30-hsuart". 486742af7e7SThierry Reding */ 487be70771dSThierry Reding uarta: serial@70006000 { 488742af7e7SThierry Reding compatible = "nvidia,tegra210-uart", "nvidia,tegra20-uart"; 489742af7e7SThierry Reding reg = <0x0 0x70006000 0x0 0x40>; 490742af7e7SThierry Reding reg-shift = <2>; 491742af7e7SThierry Reding interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; 492742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_UARTA>; 493742af7e7SThierry Reding clock-names = "serial"; 494742af7e7SThierry Reding resets = <&tegra_car 6>; 495742af7e7SThierry Reding reset-names = "serial"; 496742af7e7SThierry Reding dmas = <&apbdma 8>, <&apbdma 8>; 497742af7e7SThierry Reding dma-names = "rx", "tx"; 498742af7e7SThierry Reding status = "disabled"; 499742af7e7SThierry Reding }; 500742af7e7SThierry Reding 501be70771dSThierry Reding uartb: serial@70006040 { 502742af7e7SThierry Reding compatible = "nvidia,tegra210-uart", "nvidia,tegra20-uart"; 503742af7e7SThierry Reding reg = <0x0 0x70006040 0x0 0x40>; 504742af7e7SThierry Reding reg-shift = <2>; 505742af7e7SThierry Reding interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; 506742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_UARTB>; 507742af7e7SThierry Reding clock-names = "serial"; 508742af7e7SThierry Reding resets = <&tegra_car 7>; 509742af7e7SThierry Reding reset-names = "serial"; 510742af7e7SThierry Reding dmas = <&apbdma 9>, <&apbdma 9>; 511742af7e7SThierry Reding dma-names = "rx", "tx"; 512742af7e7SThierry Reding status = "disabled"; 513742af7e7SThierry Reding }; 514742af7e7SThierry Reding 515be70771dSThierry Reding uartc: serial@70006200 { 516742af7e7SThierry Reding compatible = "nvidia,tegra210-uart", "nvidia,tegra20-uart"; 517742af7e7SThierry Reding reg = <0x0 0x70006200 0x0 0x40>; 518742af7e7SThierry Reding reg-shift = <2>; 519742af7e7SThierry Reding interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; 520742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_UARTC>; 521742af7e7SThierry Reding clock-names = "serial"; 522742af7e7SThierry Reding resets = <&tegra_car 55>; 523742af7e7SThierry Reding reset-names = "serial"; 524742af7e7SThierry Reding dmas = <&apbdma 10>, <&apbdma 10>; 525742af7e7SThierry Reding dma-names = "rx", "tx"; 526742af7e7SThierry Reding status = "disabled"; 527742af7e7SThierry Reding }; 528742af7e7SThierry Reding 529be70771dSThierry Reding uartd: serial@70006300 { 530742af7e7SThierry Reding compatible = "nvidia,tegra210-uart", "nvidia,tegra20-uart"; 531742af7e7SThierry Reding reg = <0x0 0x70006300 0x0 0x40>; 532742af7e7SThierry Reding reg-shift = <2>; 533742af7e7SThierry Reding interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; 534742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_UARTD>; 535742af7e7SThierry Reding clock-names = "serial"; 536742af7e7SThierry Reding resets = <&tegra_car 65>; 537742af7e7SThierry Reding reset-names = "serial"; 538742af7e7SThierry Reding dmas = <&apbdma 19>, <&apbdma 19>; 539742af7e7SThierry Reding dma-names = "rx", "tx"; 540742af7e7SThierry Reding status = "disabled"; 541742af7e7SThierry Reding }; 542742af7e7SThierry Reding 543be70771dSThierry Reding pwm: pwm@7000a000 { 544742af7e7SThierry Reding compatible = "nvidia,tegra210-pwm", "nvidia,tegra20-pwm"; 545742af7e7SThierry Reding reg = <0x0 0x7000a000 0x0 0x100>; 546742af7e7SThierry Reding #pwm-cells = <2>; 547742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_PWM>; 548742af7e7SThierry Reding clock-names = "pwm"; 549742af7e7SThierry Reding resets = <&tegra_car 17>; 550742af7e7SThierry Reding reset-names = "pwm"; 551742af7e7SThierry Reding status = "disabled"; 552742af7e7SThierry Reding }; 553742af7e7SThierry Reding 554be70771dSThierry Reding i2c@7000c000 { 555742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 556742af7e7SThierry Reding reg = <0x0 0x7000c000 0x0 0x100>; 557742af7e7SThierry Reding interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; 558742af7e7SThierry Reding #address-cells = <1>; 559742af7e7SThierry Reding #size-cells = <0>; 560742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C1>; 561742af7e7SThierry Reding clock-names = "div-clk"; 562742af7e7SThierry Reding resets = <&tegra_car 12>; 563742af7e7SThierry Reding reset-names = "i2c"; 564742af7e7SThierry Reding dmas = <&apbdma 21>, <&apbdma 21>; 565742af7e7SThierry Reding dma-names = "rx", "tx"; 566742af7e7SThierry Reding status = "disabled"; 567742af7e7SThierry Reding }; 568742af7e7SThierry Reding 569be70771dSThierry Reding i2c@7000c400 { 570742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 571742af7e7SThierry Reding reg = <0x0 0x7000c400 0x0 0x100>; 572742af7e7SThierry Reding interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>; 573742af7e7SThierry Reding #address-cells = <1>; 574742af7e7SThierry Reding #size-cells = <0>; 575742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C2>; 576742af7e7SThierry Reding clock-names = "div-clk"; 577742af7e7SThierry Reding resets = <&tegra_car 54>; 578742af7e7SThierry Reding reset-names = "i2c"; 579742af7e7SThierry Reding dmas = <&apbdma 22>, <&apbdma 22>; 580742af7e7SThierry Reding dma-names = "rx", "tx"; 581742af7e7SThierry Reding status = "disabled"; 582742af7e7SThierry Reding }; 583742af7e7SThierry Reding 584be70771dSThierry Reding i2c@7000c500 { 585742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 586742af7e7SThierry Reding reg = <0x0 0x7000c500 0x0 0x100>; 587742af7e7SThierry Reding interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>; 588742af7e7SThierry Reding #address-cells = <1>; 589742af7e7SThierry Reding #size-cells = <0>; 590742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C3>; 591742af7e7SThierry Reding clock-names = "div-clk"; 592742af7e7SThierry Reding resets = <&tegra_car 67>; 593742af7e7SThierry Reding reset-names = "i2c"; 594742af7e7SThierry Reding dmas = <&apbdma 23>, <&apbdma 23>; 595742af7e7SThierry Reding dma-names = "rx", "tx"; 596742af7e7SThierry Reding status = "disabled"; 597742af7e7SThierry Reding }; 598742af7e7SThierry Reding 599be70771dSThierry Reding i2c@7000c700 { 600742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 601742af7e7SThierry Reding reg = <0x0 0x7000c700 0x0 0x100>; 602742af7e7SThierry Reding interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; 603742af7e7SThierry Reding #address-cells = <1>; 604742af7e7SThierry Reding #size-cells = <0>; 605742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C4>; 606742af7e7SThierry Reding clock-names = "div-clk"; 607742af7e7SThierry Reding resets = <&tegra_car 103>; 608742af7e7SThierry Reding reset-names = "i2c"; 609742af7e7SThierry Reding dmas = <&apbdma 26>, <&apbdma 26>; 610742af7e7SThierry Reding dma-names = "rx", "tx"; 61166b2d6e9SJon Hunter pinctrl-0 = <&state_dpaux1_i2c>; 61266b2d6e9SJon Hunter pinctrl-1 = <&state_dpaux1_off>; 61366b2d6e9SJon Hunter pinctrl-names = "default", "idle"; 614742af7e7SThierry Reding status = "disabled"; 615742af7e7SThierry Reding }; 616742af7e7SThierry Reding 617be70771dSThierry Reding i2c@7000d000 { 618742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 619742af7e7SThierry Reding reg = <0x0 0x7000d000 0x0 0x100>; 620742af7e7SThierry Reding interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; 621742af7e7SThierry Reding #address-cells = <1>; 622742af7e7SThierry Reding #size-cells = <0>; 623742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C5>; 624742af7e7SThierry Reding clock-names = "div-clk"; 625742af7e7SThierry Reding resets = <&tegra_car 47>; 626742af7e7SThierry Reding reset-names = "i2c"; 627742af7e7SThierry Reding dmas = <&apbdma 24>, <&apbdma 24>; 628742af7e7SThierry Reding dma-names = "rx", "tx"; 629742af7e7SThierry Reding status = "disabled"; 630742af7e7SThierry Reding }; 631742af7e7SThierry Reding 632be70771dSThierry Reding i2c@7000d100 { 633742af7e7SThierry Reding compatible = "nvidia,tegra210-i2c", "nvidia,tegra114-i2c"; 634742af7e7SThierry Reding reg = <0x0 0x7000d100 0x0 0x100>; 635742af7e7SThierry Reding interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>; 636742af7e7SThierry Reding #address-cells = <1>; 637742af7e7SThierry Reding #size-cells = <0>; 638742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_I2C6>; 639742af7e7SThierry Reding clock-names = "div-clk"; 640742af7e7SThierry Reding resets = <&tegra_car 166>; 641742af7e7SThierry Reding reset-names = "i2c"; 642742af7e7SThierry Reding dmas = <&apbdma 30>, <&apbdma 30>; 643742af7e7SThierry Reding dma-names = "rx", "tx"; 64466b2d6e9SJon Hunter pinctrl-0 = <&state_dpaux_i2c>; 64566b2d6e9SJon Hunter pinctrl-1 = <&state_dpaux_off>; 64666b2d6e9SJon Hunter pinctrl-names = "default", "idle"; 647742af7e7SThierry Reding status = "disabled"; 648742af7e7SThierry Reding }; 649742af7e7SThierry Reding 650be70771dSThierry Reding spi@7000d400 { 651742af7e7SThierry Reding compatible = "nvidia,tegra210-spi", "nvidia,tegra114-spi"; 652742af7e7SThierry Reding reg = <0x0 0x7000d400 0x0 0x200>; 653742af7e7SThierry Reding interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>; 654742af7e7SThierry Reding #address-cells = <1>; 655742af7e7SThierry Reding #size-cells = <0>; 656742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SBC1>; 657742af7e7SThierry Reding clock-names = "spi"; 658742af7e7SThierry Reding resets = <&tegra_car 41>; 659742af7e7SThierry Reding reset-names = "spi"; 660742af7e7SThierry Reding dmas = <&apbdma 15>, <&apbdma 15>; 661742af7e7SThierry Reding dma-names = "rx", "tx"; 662742af7e7SThierry Reding status = "disabled"; 663742af7e7SThierry Reding }; 664742af7e7SThierry Reding 665be70771dSThierry Reding spi@7000d600 { 666742af7e7SThierry Reding compatible = "nvidia,tegra210-spi", "nvidia,tegra114-spi"; 667742af7e7SThierry Reding reg = <0x0 0x7000d600 0x0 0x200>; 668742af7e7SThierry Reding interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; 669742af7e7SThierry Reding #address-cells = <1>; 670742af7e7SThierry Reding #size-cells = <0>; 671742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SBC2>; 672742af7e7SThierry Reding clock-names = "spi"; 673742af7e7SThierry Reding resets = <&tegra_car 44>; 674742af7e7SThierry Reding reset-names = "spi"; 675742af7e7SThierry Reding dmas = <&apbdma 16>, <&apbdma 16>; 676742af7e7SThierry Reding dma-names = "rx", "tx"; 677742af7e7SThierry Reding status = "disabled"; 678742af7e7SThierry Reding }; 679742af7e7SThierry Reding 680be70771dSThierry Reding spi@7000d800 { 681742af7e7SThierry Reding compatible = "nvidia,tegra210-spi", "nvidia,tegra114-spi"; 682742af7e7SThierry Reding reg = <0x0 0x7000d800 0x0 0x200>; 683742af7e7SThierry Reding interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; 684742af7e7SThierry Reding #address-cells = <1>; 685742af7e7SThierry Reding #size-cells = <0>; 686742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SBC3>; 687742af7e7SThierry Reding clock-names = "spi"; 688742af7e7SThierry Reding resets = <&tegra_car 46>; 689742af7e7SThierry Reding reset-names = "spi"; 690742af7e7SThierry Reding dmas = <&apbdma 17>, <&apbdma 17>; 691742af7e7SThierry Reding dma-names = "rx", "tx"; 692742af7e7SThierry Reding status = "disabled"; 693742af7e7SThierry Reding }; 694742af7e7SThierry Reding 695be70771dSThierry Reding spi@7000da00 { 696742af7e7SThierry Reding compatible = "nvidia,tegra210-spi", "nvidia,tegra114-spi"; 697742af7e7SThierry Reding reg = <0x0 0x7000da00 0x0 0x200>; 698742af7e7SThierry Reding interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; 699742af7e7SThierry Reding #address-cells = <1>; 700742af7e7SThierry Reding #size-cells = <0>; 701742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SBC4>; 702742af7e7SThierry Reding clock-names = "spi"; 703742af7e7SThierry Reding resets = <&tegra_car 68>; 704742af7e7SThierry Reding reset-names = "spi"; 705742af7e7SThierry Reding dmas = <&apbdma 18>, <&apbdma 18>; 706742af7e7SThierry Reding dma-names = "rx", "tx"; 707742af7e7SThierry Reding status = "disabled"; 708742af7e7SThierry Reding }; 709742af7e7SThierry Reding 710be70771dSThierry Reding rtc@7000e000 { 711742af7e7SThierry Reding compatible = "nvidia,tegra210-rtc", "nvidia,tegra20-rtc"; 712742af7e7SThierry Reding reg = <0x0 0x7000e000 0x0 0x100>; 713742af7e7SThierry Reding interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>; 714742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_RTC>; 715742af7e7SThierry Reding clock-names = "rtc"; 716742af7e7SThierry Reding }; 717742af7e7SThierry Reding 718be70771dSThierry Reding pmc: pmc@7000e400 { 719742af7e7SThierry Reding compatible = "nvidia,tegra210-pmc"; 720742af7e7SThierry Reding reg = <0x0 0x7000e400 0x0 0x400>; 721742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_PCLK>, <&clk32k_in>; 722742af7e7SThierry Reding clock-names = "pclk", "clk32k_in"; 723c2b82445SJon Hunter 724c2b82445SJon Hunter powergates { 725c2b82445SJon Hunter pd_audio: aud { 726c2b82445SJon Hunter clocks = <&tegra_car TEGRA210_CLK_APE>, 727c2b82445SJon Hunter <&tegra_car TEGRA210_CLK_APB2APE>; 728c2b82445SJon Hunter resets = <&tegra_car 198>; 729c2b82445SJon Hunter #power-domain-cells = <0>; 730c2b82445SJon Hunter }; 731241f02baSJon Hunter 73296d1f078SJon Hunter pd_sor: sor { 73396d1f078SJon Hunter clocks = <&tegra_car TEGRA210_CLK_SOR0>, 73496d1f078SJon Hunter <&tegra_car TEGRA210_CLK_SOR1>, 73596d1f078SJon Hunter <&tegra_car TEGRA210_CLK_CSI>, 73696d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DSIA>, 73796d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DSIB>, 73896d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DPAUX>, 73996d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DPAUX1>, 74096d1f078SJon Hunter <&tegra_car TEGRA210_CLK_MIPI_CAL>; 74196d1f078SJon Hunter resets = <&tegra_car TEGRA210_CLK_SOR0>, 74296d1f078SJon Hunter <&tegra_car TEGRA210_CLK_SOR1>, 74396d1f078SJon Hunter <&tegra_car TEGRA210_CLK_CSI>, 74496d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DSIA>, 74596d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DSIB>, 74696d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DPAUX>, 74796d1f078SJon Hunter <&tegra_car TEGRA210_CLK_DPAUX1>, 74896d1f078SJon Hunter <&tegra_car TEGRA210_CLK_MIPI_CAL>; 74996d1f078SJon Hunter #power-domain-cells = <0>; 75096d1f078SJon Hunter }; 75196d1f078SJon Hunter 752241f02baSJon Hunter pd_xusbss: xusba { 753241f02baSJon Hunter clocks = <&tegra_car TEGRA210_CLK_XUSB_SS>; 754241f02baSJon Hunter resets = <&tegra_car TEGRA210_CLK_XUSB_SS>; 755241f02baSJon Hunter #power-domain-cells = <0>; 756241f02baSJon Hunter }; 757241f02baSJon Hunter 758241f02baSJon Hunter pd_xusbdev: xusbb { 759241f02baSJon Hunter clocks = <&tegra_car TEGRA210_CLK_XUSB_DEV>; 760241f02baSJon Hunter resets = <&tegra_car 95>; 761241f02baSJon Hunter #power-domain-cells = <0>; 762241f02baSJon Hunter }; 763241f02baSJon Hunter 764241f02baSJon Hunter pd_xusbhost: xusbc { 765241f02baSJon Hunter clocks = <&tegra_car TEGRA210_CLK_XUSB_HOST>; 766241f02baSJon Hunter resets = <&tegra_car TEGRA210_CLK_XUSB_HOST>; 767241f02baSJon Hunter #power-domain-cells = <0>; 768241f02baSJon Hunter }; 76924963d1bSMikko Perttunen 77024963d1bSMikko Perttunen pd_vic: vic { 77124963d1bSMikko Perttunen clocks = <&tegra_car TEGRA210_CLK_VIC03>; 77224963d1bSMikko Perttunen clock-names = "vic"; 77324963d1bSMikko Perttunen resets = <&tegra_car 178>; 77424963d1bSMikko Perttunen reset-names = "vic"; 77524963d1bSMikko Perttunen #power-domain-cells = <0>; 77624963d1bSMikko Perttunen }; 777c2b82445SJon Hunter }; 778742af7e7SThierry Reding }; 779742af7e7SThierry Reding 780be70771dSThierry Reding fuse@7000f800 { 781742af7e7SThierry Reding compatible = "nvidia,tegra210-efuse"; 782742af7e7SThierry Reding reg = <0x0 0x7000f800 0x0 0x400>; 783742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_FUSE>; 784742af7e7SThierry Reding clock-names = "fuse"; 785742af7e7SThierry Reding resets = <&tegra_car 39>; 786742af7e7SThierry Reding reset-names = "fuse"; 787742af7e7SThierry Reding }; 788742af7e7SThierry Reding 789be70771dSThierry Reding mc: memory-controller@70019000 { 790742af7e7SThierry Reding compatible = "nvidia,tegra210-mc"; 791742af7e7SThierry Reding reg = <0x0 0x70019000 0x0 0x1000>; 792742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_MC>; 793742af7e7SThierry Reding clock-names = "mc"; 794742af7e7SThierry Reding 795742af7e7SThierry Reding interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>; 796742af7e7SThierry Reding 797742af7e7SThierry Reding #iommu-cells = <1>; 798742af7e7SThierry Reding }; 799742af7e7SThierry Reding 800be70771dSThierry Reding hda@70030000 { 801742af7e7SThierry Reding compatible = "nvidia,tegra210-hda", "nvidia,tegra30-hda"; 802742af7e7SThierry Reding reg = <0x0 0x70030000 0x0 0x10000>; 803742af7e7SThierry Reding interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; 804742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_HDA>, 805742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_HDA2HDMI>, 806742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_HDA2CODEC_2X>; 807742af7e7SThierry Reding clock-names = "hda", "hda2hdmi", "hda2codec_2x"; 808742af7e7SThierry Reding resets = <&tegra_car 125>, /* hda */ 809742af7e7SThierry Reding <&tegra_car 128>, /* hda2hdmi */ 810742af7e7SThierry Reding <&tegra_car 111>; /* hda2codec_2x */ 811742af7e7SThierry Reding reset-names = "hda", "hda2hdmi", "hda2codec_2x"; 812742af7e7SThierry Reding status = "disabled"; 813742af7e7SThierry Reding }; 814742af7e7SThierry Reding 815e7a99ac2SThierry Reding usb@70090000 { 816e7a99ac2SThierry Reding compatible = "nvidia,tegra210-xusb"; 817e7a99ac2SThierry Reding reg = <0x0 0x70090000 0x0 0x8000>, 818e7a99ac2SThierry Reding <0x0 0x70098000 0x0 0x1000>, 819e7a99ac2SThierry Reding <0x0 0x70099000 0x0 0x1000>; 820e7a99ac2SThierry Reding reg-names = "hcd", "fpci", "ipfs"; 821e7a99ac2SThierry Reding 822e7a99ac2SThierry Reding interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, 8239168e1dbSJon Hunter <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; 824e7a99ac2SThierry Reding 825e7a99ac2SThierry Reding clocks = <&tegra_car TEGRA210_CLK_XUSB_HOST>, 826e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_HOST_SRC>, 827e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_FALCON_SRC>, 828e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_SS>, 829e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_SS_DIV2>, 830e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_SS_SRC>, 831e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_HS_SRC>, 832e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_XUSB_FS_SRC>, 833e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_PLL_U_480M>, 834e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_CLK_M>, 835e7a99ac2SThierry Reding <&tegra_car TEGRA210_CLK_PLL_E>; 836e7a99ac2SThierry Reding clock-names = "xusb_host", "xusb_host_src", 837e7a99ac2SThierry Reding "xusb_falcon_src", "xusb_ss", 838e7a99ac2SThierry Reding "xusb_ss_div2", "xusb_ss_src", 839e7a99ac2SThierry Reding "xusb_hs_src", "xusb_fs_src", 840e7a99ac2SThierry Reding "pll_u_480m", "clk_m", "pll_e"; 841e7a99ac2SThierry Reding resets = <&tegra_car 89>, <&tegra_car 156>, 842e7a99ac2SThierry Reding <&tegra_car 143>; 843e7a99ac2SThierry Reding reset-names = "xusb_host", "xusb_ss", "xusb_src"; 844e7a99ac2SThierry Reding 845e7a99ac2SThierry Reding nvidia,xusb-padctl = <&padctl>; 846e7a99ac2SThierry Reding 847e7a99ac2SThierry Reding status = "disabled"; 848e7a99ac2SThierry Reding }; 849e7a99ac2SThierry Reding 8504e07ac90SThierry Reding padctl: padctl@7009f000 { 8514e07ac90SThierry Reding compatible = "nvidia,tegra210-xusb-padctl"; 8524e07ac90SThierry Reding reg = <0x0 0x7009f000 0x0 0x1000>; 8534e07ac90SThierry Reding resets = <&tegra_car 142>; 8544e07ac90SThierry Reding reset-names = "padctl"; 8554e07ac90SThierry Reding 8564e07ac90SThierry Reding status = "disabled"; 8574e07ac90SThierry Reding 8584e07ac90SThierry Reding pads { 8594e07ac90SThierry Reding usb2 { 8604e07ac90SThierry Reding clocks = <&tegra_car TEGRA210_CLK_USB2_TRK>; 8614e07ac90SThierry Reding clock-names = "trk"; 8624e07ac90SThierry Reding status = "disabled"; 8634e07ac90SThierry Reding 8644e07ac90SThierry Reding lanes { 8654e07ac90SThierry Reding usb2-0 { 8664e07ac90SThierry Reding status = "disabled"; 8674e07ac90SThierry Reding #phy-cells = <0>; 8684e07ac90SThierry Reding }; 8694e07ac90SThierry Reding 8704e07ac90SThierry Reding usb2-1 { 8714e07ac90SThierry Reding status = "disabled"; 8724e07ac90SThierry Reding #phy-cells = <0>; 8734e07ac90SThierry Reding }; 8744e07ac90SThierry Reding 8754e07ac90SThierry Reding usb2-2 { 8764e07ac90SThierry Reding status = "disabled"; 8774e07ac90SThierry Reding #phy-cells = <0>; 8784e07ac90SThierry Reding }; 8794e07ac90SThierry Reding 8804e07ac90SThierry Reding usb2-3 { 8814e07ac90SThierry Reding status = "disabled"; 8824e07ac90SThierry Reding #phy-cells = <0>; 8834e07ac90SThierry Reding }; 8844e07ac90SThierry Reding }; 8854e07ac90SThierry Reding }; 8864e07ac90SThierry Reding 8874e07ac90SThierry Reding hsic { 8884e07ac90SThierry Reding clocks = <&tegra_car TEGRA210_CLK_HSIC_TRK>; 8894e07ac90SThierry Reding clock-names = "trk"; 8904e07ac90SThierry Reding status = "disabled"; 8914e07ac90SThierry Reding 8924e07ac90SThierry Reding lanes { 8934e07ac90SThierry Reding hsic-0 { 8944e07ac90SThierry Reding status = "disabled"; 8954e07ac90SThierry Reding #phy-cells = <0>; 8964e07ac90SThierry Reding }; 8974e07ac90SThierry Reding 8984e07ac90SThierry Reding hsic-1 { 8994e07ac90SThierry Reding status = "disabled"; 9004e07ac90SThierry Reding #phy-cells = <0>; 9014e07ac90SThierry Reding }; 9024e07ac90SThierry Reding }; 9034e07ac90SThierry Reding }; 9044e07ac90SThierry Reding 9054e07ac90SThierry Reding pcie { 9064e07ac90SThierry Reding clocks = <&tegra_car TEGRA210_CLK_PLL_E>; 9074e07ac90SThierry Reding clock-names = "pll"; 9084e07ac90SThierry Reding resets = <&tegra_car 205>; 9094e07ac90SThierry Reding reset-names = "phy"; 9104e07ac90SThierry Reding status = "disabled"; 9114e07ac90SThierry Reding 9124e07ac90SThierry Reding lanes { 9134e07ac90SThierry Reding pcie-0 { 9144e07ac90SThierry Reding status = "disabled"; 9154e07ac90SThierry Reding #phy-cells = <0>; 9164e07ac90SThierry Reding }; 9174e07ac90SThierry Reding 9184e07ac90SThierry Reding pcie-1 { 9194e07ac90SThierry Reding status = "disabled"; 9204e07ac90SThierry Reding #phy-cells = <0>; 9214e07ac90SThierry Reding }; 9224e07ac90SThierry Reding 9234e07ac90SThierry Reding pcie-2 { 9244e07ac90SThierry Reding status = "disabled"; 9254e07ac90SThierry Reding #phy-cells = <0>; 9264e07ac90SThierry Reding }; 9274e07ac90SThierry Reding 9284e07ac90SThierry Reding pcie-3 { 9294e07ac90SThierry Reding status = "disabled"; 9304e07ac90SThierry Reding #phy-cells = <0>; 9314e07ac90SThierry Reding }; 9324e07ac90SThierry Reding 9334e07ac90SThierry Reding pcie-4 { 9344e07ac90SThierry Reding status = "disabled"; 9354e07ac90SThierry Reding #phy-cells = <0>; 9364e07ac90SThierry Reding }; 9374e07ac90SThierry Reding 9384e07ac90SThierry Reding pcie-5 { 9394e07ac90SThierry Reding status = "disabled"; 9404e07ac90SThierry Reding #phy-cells = <0>; 9414e07ac90SThierry Reding }; 9424e07ac90SThierry Reding 9434e07ac90SThierry Reding pcie-6 { 9444e07ac90SThierry Reding status = "disabled"; 9454e07ac90SThierry Reding #phy-cells = <0>; 9464e07ac90SThierry Reding }; 9474e07ac90SThierry Reding }; 9484e07ac90SThierry Reding }; 9494e07ac90SThierry Reding 9504e07ac90SThierry Reding sata { 9514e07ac90SThierry Reding clocks = <&tegra_car TEGRA210_CLK_PLL_E>; 9524e07ac90SThierry Reding clock-names = "pll"; 9534e07ac90SThierry Reding resets = <&tegra_car 204>; 9544e07ac90SThierry Reding reset-names = "phy"; 9554e07ac90SThierry Reding status = "disabled"; 9564e07ac90SThierry Reding 9574e07ac90SThierry Reding lanes { 9584e07ac90SThierry Reding sata-0 { 9594e07ac90SThierry Reding status = "disabled"; 9604e07ac90SThierry Reding #phy-cells = <0>; 9614e07ac90SThierry Reding }; 9624e07ac90SThierry Reding }; 9634e07ac90SThierry Reding }; 9644e07ac90SThierry Reding }; 9654e07ac90SThierry Reding 9664e07ac90SThierry Reding ports { 9674e07ac90SThierry Reding usb2-0 { 9684e07ac90SThierry Reding status = "disabled"; 9694e07ac90SThierry Reding }; 9704e07ac90SThierry Reding 9714e07ac90SThierry Reding usb2-1 { 9724e07ac90SThierry Reding status = "disabled"; 9734e07ac90SThierry Reding }; 9744e07ac90SThierry Reding 9754e07ac90SThierry Reding usb2-2 { 9764e07ac90SThierry Reding status = "disabled"; 9774e07ac90SThierry Reding }; 9784e07ac90SThierry Reding 9794e07ac90SThierry Reding usb2-3 { 9804e07ac90SThierry Reding status = "disabled"; 9814e07ac90SThierry Reding }; 9824e07ac90SThierry Reding 9834e07ac90SThierry Reding hsic-0 { 9844e07ac90SThierry Reding status = "disabled"; 9854e07ac90SThierry Reding }; 9864e07ac90SThierry Reding 9874e07ac90SThierry Reding usb3-0 { 9884e07ac90SThierry Reding status = "disabled"; 9894e07ac90SThierry Reding }; 9904e07ac90SThierry Reding 9914e07ac90SThierry Reding usb3-1 { 9924e07ac90SThierry Reding status = "disabled"; 9934e07ac90SThierry Reding }; 9944e07ac90SThierry Reding 9954e07ac90SThierry Reding usb3-2 { 9964e07ac90SThierry Reding status = "disabled"; 9974e07ac90SThierry Reding }; 9984e07ac90SThierry Reding 9994e07ac90SThierry Reding usb3-3 { 10004e07ac90SThierry Reding status = "disabled"; 10014e07ac90SThierry Reding }; 10024e07ac90SThierry Reding }; 10034e07ac90SThierry Reding }; 10044e07ac90SThierry Reding 1005be70771dSThierry Reding sdhci@700b0000 { 1006742af7e7SThierry Reding compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; 1007742af7e7SThierry Reding reg = <0x0 0x700b0000 0x0 0x200>; 1008742af7e7SThierry Reding interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; 1009742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; 1010742af7e7SThierry Reding clock-names = "sdhci"; 1011742af7e7SThierry Reding resets = <&tegra_car 14>; 1012742af7e7SThierry Reding reset-names = "sdhci"; 1013742af7e7SThierry Reding status = "disabled"; 1014742af7e7SThierry Reding }; 1015742af7e7SThierry Reding 1016be70771dSThierry Reding sdhci@700b0200 { 1017742af7e7SThierry Reding compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; 1018742af7e7SThierry Reding reg = <0x0 0x700b0200 0x0 0x200>; 1019742af7e7SThierry Reding interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; 1020742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SDMMC2>; 1021742af7e7SThierry Reding clock-names = "sdhci"; 1022742af7e7SThierry Reding resets = <&tegra_car 9>; 1023742af7e7SThierry Reding reset-names = "sdhci"; 1024742af7e7SThierry Reding status = "disabled"; 1025742af7e7SThierry Reding }; 1026742af7e7SThierry Reding 1027be70771dSThierry Reding sdhci@700b0400 { 1028742af7e7SThierry Reding compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; 1029742af7e7SThierry Reding reg = <0x0 0x700b0400 0x0 0x200>; 1030742af7e7SThierry Reding interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>; 1031742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SDMMC3>; 1032742af7e7SThierry Reding clock-names = "sdhci"; 1033742af7e7SThierry Reding resets = <&tegra_car 69>; 1034742af7e7SThierry Reding reset-names = "sdhci"; 1035742af7e7SThierry Reding status = "disabled"; 1036742af7e7SThierry Reding }; 1037742af7e7SThierry Reding 1038be70771dSThierry Reding sdhci@700b0600 { 1039742af7e7SThierry Reding compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; 1040742af7e7SThierry Reding reg = <0x0 0x700b0600 0x0 0x200>; 1041742af7e7SThierry Reding interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; 1042742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_SDMMC4>; 1043742af7e7SThierry Reding clock-names = "sdhci"; 1044742af7e7SThierry Reding resets = <&tegra_car 15>; 1045742af7e7SThierry Reding reset-names = "sdhci"; 1046742af7e7SThierry Reding status = "disabled"; 1047742af7e7SThierry Reding }; 1048742af7e7SThierry Reding 1049be70771dSThierry Reding mipi: mipi@700e3000 { 1050742af7e7SThierry Reding compatible = "nvidia,tegra210-mipi"; 1051742af7e7SThierry Reding reg = <0x0 0x700e3000 0x0 0x100>; 1052742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_MIPI_CAL>; 1053742af7e7SThierry Reding clock-names = "mipi-cal"; 105496d1f078SJon Hunter power-domains = <&pd_sor>; 1055742af7e7SThierry Reding #nvidia,mipi-calibrate-cells = <1>; 1056742af7e7SThierry Reding }; 1057742af7e7SThierry Reding 10580f133090SJon Hunter aconnect@702c0000 { 10590f133090SJon Hunter compatible = "nvidia,tegra210-aconnect"; 10600f133090SJon Hunter clocks = <&tegra_car TEGRA210_CLK_APE>, 10610f133090SJon Hunter <&tegra_car TEGRA210_CLK_APB2APE>; 10620f133090SJon Hunter clock-names = "ape", "apb2ape"; 10630f133090SJon Hunter power-domains = <&pd_audio>; 10640f133090SJon Hunter #address-cells = <1>; 10650f133090SJon Hunter #size-cells = <1>; 10660f133090SJon Hunter ranges = <0x702c0000 0x0 0x702c0000 0x00040000>; 10670f133090SJon Hunter status = "disabled"; 1068bcdbde43SJon Hunter 106919e61213SJon Hunter adma: dma@702e2000 { 107019e61213SJon Hunter compatible = "nvidia,tegra210-adma"; 107119e61213SJon Hunter reg = <0x702e2000 0x2000>; 107219e61213SJon Hunter interrupt-parent = <&agic>; 107319e61213SJon Hunter interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>, 107419e61213SJon Hunter <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>, 107519e61213SJon Hunter <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>, 107619e61213SJon Hunter <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>, 107719e61213SJon Hunter <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>, 107819e61213SJon Hunter <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, 107919e61213SJon Hunter <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, 108019e61213SJon Hunter <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>, 108119e61213SJon Hunter <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, 108219e61213SJon Hunter <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>, 108319e61213SJon Hunter <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>, 108419e61213SJon Hunter <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>, 108519e61213SJon Hunter <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>, 108619e61213SJon Hunter <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>, 108719e61213SJon Hunter <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>, 108819e61213SJon Hunter <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, 108919e61213SJon Hunter <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>, 109019e61213SJon Hunter <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, 109119e61213SJon Hunter <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, 109219e61213SJon Hunter <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>, 109319e61213SJon Hunter <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>, 109419e61213SJon Hunter <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; 109519e61213SJon Hunter #dma-cells = <1>; 109619e61213SJon Hunter clocks = <&tegra_car TEGRA210_CLK_D_AUDIO>; 109719e61213SJon Hunter clock-names = "d_audio"; 109819e61213SJon Hunter status = "disabled"; 109919e61213SJon Hunter }; 110019e61213SJon Hunter 1101bcdbde43SJon Hunter agic: agic@702f9000 { 1102bcdbde43SJon Hunter compatible = "nvidia,tegra210-agic"; 1103bcdbde43SJon Hunter #interrupt-cells = <3>; 1104bcdbde43SJon Hunter interrupt-controller; 1105bcdbde43SJon Hunter reg = <0x702f9000 0x2000>, 1106bcdbde43SJon Hunter <0x702fa000 0x2000>; 1107bcdbde43SJon Hunter interrupts = <GIC_SPI 102 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; 1108bcdbde43SJon Hunter clocks = <&tegra_car TEGRA210_CLK_APE>; 1109bcdbde43SJon Hunter clock-names = "clk"; 1110bcdbde43SJon Hunter status = "disabled"; 1111bcdbde43SJon Hunter }; 11120f133090SJon Hunter }; 11130f133090SJon Hunter 1114be70771dSThierry Reding spi@70410000 { 1115742af7e7SThierry Reding compatible = "nvidia,tegra210-qspi"; 1116742af7e7SThierry Reding reg = <0x0 0x70410000 0x0 0x1000>; 1117742af7e7SThierry Reding interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; 1118742af7e7SThierry Reding #address-cells = <1>; 1119742af7e7SThierry Reding #size-cells = <0>; 1120742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_QSPI>; 1121742af7e7SThierry Reding clock-names = "qspi"; 1122742af7e7SThierry Reding resets = <&tegra_car 211>; 1123742af7e7SThierry Reding reset-names = "qspi"; 1124742af7e7SThierry Reding dmas = <&apbdma 5>, <&apbdma 5>; 1125742af7e7SThierry Reding dma-names = "rx", "tx"; 1126742af7e7SThierry Reding status = "disabled"; 1127742af7e7SThierry Reding }; 1128742af7e7SThierry Reding 1129be70771dSThierry Reding usb@7d000000 { 1130742af7e7SThierry Reding compatible = "nvidia,tegra210-ehci", "nvidia,tegra30-ehci", "usb-ehci"; 1131742af7e7SThierry Reding reg = <0x0 0x7d000000 0x0 0x4000>; 1132742af7e7SThierry Reding interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>; 1133742af7e7SThierry Reding phy_type = "utmi"; 1134742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_USBD>; 1135742af7e7SThierry Reding clock-names = "usb"; 1136742af7e7SThierry Reding resets = <&tegra_car 22>; 1137742af7e7SThierry Reding reset-names = "usb"; 1138742af7e7SThierry Reding nvidia,phy = <&phy1>; 1139742af7e7SThierry Reding status = "disabled"; 1140742af7e7SThierry Reding }; 1141742af7e7SThierry Reding 1142be70771dSThierry Reding phy1: usb-phy@7d000000 { 1143742af7e7SThierry Reding compatible = "nvidia,tegra210-usb-phy", "nvidia,tegra30-usb-phy"; 1144742af7e7SThierry Reding reg = <0x0 0x7d000000 0x0 0x4000>, 1145742af7e7SThierry Reding <0x0 0x7d000000 0x0 0x4000>; 1146742af7e7SThierry Reding phy_type = "utmi"; 1147742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_USBD>, 1148742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_U>, 1149742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_USBD>; 1150742af7e7SThierry Reding clock-names = "reg", "pll_u", "utmi-pads"; 1151742af7e7SThierry Reding resets = <&tegra_car 22>, <&tegra_car 22>; 1152742af7e7SThierry Reding reset-names = "usb", "utmi-pads"; 1153742af7e7SThierry Reding nvidia,hssync-start-delay = <0>; 1154742af7e7SThierry Reding nvidia,idle-wait-delay = <17>; 1155742af7e7SThierry Reding nvidia,elastic-limit = <16>; 1156742af7e7SThierry Reding nvidia,term-range-adj = <6>; 1157742af7e7SThierry Reding nvidia,xcvr-setup = <9>; 1158742af7e7SThierry Reding nvidia,xcvr-lsfslew = <0>; 1159742af7e7SThierry Reding nvidia,xcvr-lsrslew = <3>; 1160742af7e7SThierry Reding nvidia,hssquelch-level = <2>; 1161742af7e7SThierry Reding nvidia,hsdiscon-level = <5>; 1162742af7e7SThierry Reding nvidia,xcvr-hsslew = <12>; 1163742af7e7SThierry Reding nvidia,has-utmi-pad-registers; 1164742af7e7SThierry Reding status = "disabled"; 1165742af7e7SThierry Reding }; 1166742af7e7SThierry Reding 1167be70771dSThierry Reding usb@7d004000 { 1168742af7e7SThierry Reding compatible = "nvidia,tegra210-ehci", "nvidia,tegra30-ehci", "usb-ehci"; 1169742af7e7SThierry Reding reg = <0x0 0x7d004000 0x0 0x4000>; 1170742af7e7SThierry Reding interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; 1171742af7e7SThierry Reding phy_type = "utmi"; 1172742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_USB2>; 1173742af7e7SThierry Reding clock-names = "usb"; 1174742af7e7SThierry Reding resets = <&tegra_car 58>; 1175742af7e7SThierry Reding reset-names = "usb"; 1176742af7e7SThierry Reding nvidia,phy = <&phy2>; 1177742af7e7SThierry Reding status = "disabled"; 1178742af7e7SThierry Reding }; 1179742af7e7SThierry Reding 1180be70771dSThierry Reding phy2: usb-phy@7d004000 { 1181742af7e7SThierry Reding compatible = "nvidia,tegra210-usb-phy", "nvidia,tegra30-usb-phy"; 1182742af7e7SThierry Reding reg = <0x0 0x7d004000 0x0 0x4000>, 1183742af7e7SThierry Reding <0x0 0x7d000000 0x0 0x4000>; 1184742af7e7SThierry Reding phy_type = "utmi"; 1185742af7e7SThierry Reding clocks = <&tegra_car TEGRA210_CLK_USB2>, 1186742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_PLL_U>, 1187742af7e7SThierry Reding <&tegra_car TEGRA210_CLK_USBD>; 1188742af7e7SThierry Reding clock-names = "reg", "pll_u", "utmi-pads"; 1189742af7e7SThierry Reding resets = <&tegra_car 58>, <&tegra_car 22>; 1190742af7e7SThierry Reding reset-names = "usb", "utmi-pads"; 1191742af7e7SThierry Reding nvidia,hssync-start-delay = <0>; 1192742af7e7SThierry Reding nvidia,idle-wait-delay = <17>; 1193742af7e7SThierry Reding nvidia,elastic-limit = <16>; 1194742af7e7SThierry Reding nvidia,term-range-adj = <6>; 1195742af7e7SThierry Reding nvidia,xcvr-setup = <9>; 1196742af7e7SThierry Reding nvidia,xcvr-lsfslew = <0>; 1197742af7e7SThierry Reding nvidia,xcvr-lsrslew = <3>; 1198742af7e7SThierry Reding nvidia,hssquelch-level = <2>; 1199742af7e7SThierry Reding nvidia,hsdiscon-level = <5>; 1200742af7e7SThierry Reding nvidia,xcvr-hsslew = <12>; 1201742af7e7SThierry Reding status = "disabled"; 1202742af7e7SThierry Reding }; 1203742af7e7SThierry Reding 1204742af7e7SThierry Reding cpus { 1205742af7e7SThierry Reding #address-cells = <1>; 1206742af7e7SThierry Reding #size-cells = <0>; 1207742af7e7SThierry Reding 1208742af7e7SThierry Reding cpu@0 { 1209742af7e7SThierry Reding device_type = "cpu"; 1210742af7e7SThierry Reding compatible = "arm,cortex-a57"; 1211742af7e7SThierry Reding reg = <0>; 1212742af7e7SThierry Reding }; 1213742af7e7SThierry Reding 1214742af7e7SThierry Reding cpu@1 { 1215742af7e7SThierry Reding device_type = "cpu"; 1216742af7e7SThierry Reding compatible = "arm,cortex-a57"; 1217742af7e7SThierry Reding reg = <1>; 1218742af7e7SThierry Reding }; 1219742af7e7SThierry Reding 1220742af7e7SThierry Reding cpu@2 { 1221742af7e7SThierry Reding device_type = "cpu"; 1222742af7e7SThierry Reding compatible = "arm,cortex-a57"; 1223742af7e7SThierry Reding reg = <2>; 1224742af7e7SThierry Reding }; 1225742af7e7SThierry Reding 1226742af7e7SThierry Reding cpu@3 { 1227742af7e7SThierry Reding device_type = "cpu"; 1228742af7e7SThierry Reding compatible = "arm,cortex-a57"; 1229742af7e7SThierry Reding reg = <3>; 1230742af7e7SThierry Reding }; 1231742af7e7SThierry Reding }; 1232742af7e7SThierry Reding 1233742af7e7SThierry Reding timer { 1234742af7e7SThierry Reding compatible = "arm,armv8-timer"; 1235742af7e7SThierry Reding interrupts = <GIC_PPI 13 1236742af7e7SThierry Reding (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 1237742af7e7SThierry Reding <GIC_PPI 14 1238742af7e7SThierry Reding (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 1239742af7e7SThierry Reding <GIC_PPI 11 1240742af7e7SThierry Reding (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 1241742af7e7SThierry Reding <GIC_PPI 10 1242742af7e7SThierry Reding (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; 1243742af7e7SThierry Reding interrupt-parent = <&gic>; 1244742af7e7SThierry Reding }; 1245e2bed1ebSWei Ni 1246e2bed1ebSWei Ni soctherm: thermal-sensor@700e2000 { 1247e2bed1ebSWei Ni compatible = "nvidia,tegra210-soctherm"; 1248cbd0f000SWei Ni reg = <0x0 0x700e2000 0x0 0x600 /* SOC_THERM reg_base */ 1249cbd0f000SWei Ni 0x0 0x60006000 0x0 0x400>; /* CAR reg_base */ 1250cbd0f000SWei Ni reg-names = "soctherm-reg", "car-reg"; 1251e2bed1ebSWei Ni interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; 1252e2bed1ebSWei Ni clocks = <&tegra_car TEGRA210_CLK_TSENSOR>, 1253e2bed1ebSWei Ni <&tegra_car TEGRA210_CLK_SOC_THERM>; 1254e2bed1ebSWei Ni clock-names = "tsensor", "soctherm"; 1255e2bed1ebSWei Ni resets = <&tegra_car 78>; 1256e2bed1ebSWei Ni reset-names = "soctherm"; 1257e2bed1ebSWei Ni #thermal-sensor-cells = <1>; 1258cbd0f000SWei Ni 1259cbd0f000SWei Ni throttle-cfgs { 1260cbd0f000SWei Ni throttle_heavy: heavy { 1261cbd0f000SWei Ni nvidia,priority = <100>; 1262cbd0f000SWei Ni nvidia,cpu-throt-percent = <85>; 1263cbd0f000SWei Ni 1264cbd0f000SWei Ni #cooling-cells = <2>; 1265cbd0f000SWei Ni }; 1266cbd0f000SWei Ni }; 1267e2bed1ebSWei Ni }; 1268e2bed1ebSWei Ni 1269e2bed1ebSWei Ni thermal-zones { 1270e2bed1ebSWei Ni cpu { 1271e2bed1ebSWei Ni polling-delay-passive = <1000>; 1272e2bed1ebSWei Ni polling-delay = <0>; 1273e2bed1ebSWei Ni 1274e2bed1ebSWei Ni thermal-sensors = 1275e2bed1ebSWei Ni <&soctherm TEGRA124_SOCTHERM_SENSOR_CPU>; 12765e03f663SWei Ni 12775e03f663SWei Ni trips { 12785e03f663SWei Ni cpu-shutdown-trip { 12795e03f663SWei Ni temperature = <102500>; 12805e03f663SWei Ni hysteresis = <0>; 12815e03f663SWei Ni type = "critical"; 12825e03f663SWei Ni }; 1283cbd0f000SWei Ni 1284cbd0f000SWei Ni cpu_throttle_trip: throttle-trip { 1285cbd0f000SWei Ni temperature = <98500>; 1286cbd0f000SWei Ni hysteresis = <1000>; 1287cbd0f000SWei Ni type = "hot"; 1288cbd0f000SWei Ni }; 12895e03f663SWei Ni }; 12905e03f663SWei Ni 12915e03f663SWei Ni cooling-maps { 1292cbd0f000SWei Ni map0 { 1293cbd0f000SWei Ni trip = <&cpu_throttle_trip>; 1294cbd0f000SWei Ni cooling-device = <&throttle_heavy 1 1>; 1295cbd0f000SWei Ni }; 12965e03f663SWei Ni }; 1297e2bed1ebSWei Ni }; 1298e2bed1ebSWei Ni mem { 1299e2bed1ebSWei Ni polling-delay-passive = <0>; 1300e2bed1ebSWei Ni polling-delay = <0>; 1301e2bed1ebSWei Ni 1302e2bed1ebSWei Ni thermal-sensors = 1303e2bed1ebSWei Ni <&soctherm TEGRA124_SOCTHERM_SENSOR_MEM>; 13045e03f663SWei Ni 13055e03f663SWei Ni trips { 13065e03f663SWei Ni mem-shutdown-trip { 13075e03f663SWei Ni temperature = <103000>; 13085e03f663SWei Ni hysteresis = <0>; 13095e03f663SWei Ni type = "critical"; 13105e03f663SWei Ni }; 13115e03f663SWei Ni }; 13125e03f663SWei Ni 13135e03f663SWei Ni cooling-maps { 13145e03f663SWei Ni /* 13155e03f663SWei Ni * There are currently no cooling maps, 13165e03f663SWei Ni * because there are no cooling devices. 13175e03f663SWei Ni */ 13185e03f663SWei Ni }; 1319e2bed1ebSWei Ni }; 1320e2bed1ebSWei Ni gpu { 1321e2bed1ebSWei Ni polling-delay-passive = <1000>; 1322e2bed1ebSWei Ni polling-delay = <0>; 1323e2bed1ebSWei Ni 1324e2bed1ebSWei Ni thermal-sensors = 1325e2bed1ebSWei Ni <&soctherm TEGRA124_SOCTHERM_SENSOR_GPU>; 13265e03f663SWei Ni 13275e03f663SWei Ni trips { 13285e03f663SWei Ni gpu-shutdown-trip { 13295e03f663SWei Ni temperature = <103000>; 13305e03f663SWei Ni hysteresis = <0>; 13315e03f663SWei Ni type = "critical"; 13325e03f663SWei Ni }; 1333cbd0f000SWei Ni 1334cbd0f000SWei Ni gpu_throttle_trip: throttle-trip { 1335cbd0f000SWei Ni temperature = <100000>; 1336cbd0f000SWei Ni hysteresis = <1000>; 1337cbd0f000SWei Ni type = "hot"; 1338cbd0f000SWei Ni }; 13395e03f663SWei Ni }; 13405e03f663SWei Ni 13415e03f663SWei Ni cooling-maps { 1342cbd0f000SWei Ni map0 { 1343cbd0f000SWei Ni trip = <&gpu_throttle_trip>; 1344cbd0f000SWei Ni cooling-device = <&throttle_heavy 1 1>; 1345cbd0f000SWei Ni }; 13465e03f663SWei Ni }; 1347e2bed1ebSWei Ni }; 1348e2bed1ebSWei Ni pllx { 1349e2bed1ebSWei Ni polling-delay-passive = <0>; 1350e2bed1ebSWei Ni polling-delay = <0>; 1351e2bed1ebSWei Ni 1352e2bed1ebSWei Ni thermal-sensors = 1353e2bed1ebSWei Ni <&soctherm TEGRA124_SOCTHERM_SENSOR_PLLX>; 13545e03f663SWei Ni 13555e03f663SWei Ni trips { 13565e03f663SWei Ni pllx-shutdown-trip { 13575e03f663SWei Ni temperature = <103000>; 13585e03f663SWei Ni hysteresis = <0>; 13595e03f663SWei Ni type = "critical"; 13605e03f663SWei Ni }; 13615e03f663SWei Ni }; 13625e03f663SWei Ni 13635e03f663SWei Ni cooling-maps { 13645e03f663SWei Ni /* 13655e03f663SWei Ni * There are currently no cooling maps, 13665e03f663SWei Ni * because there are no cooling devices. 13675e03f663SWei Ni */ 13685e03f663SWei Ni }; 1369e2bed1ebSWei Ni }; 1370e2bed1ebSWei Ni }; 1371742af7e7SThierry Reding}; 1372