1e8f7a387SPhilippe Schenker// SPDX-License-Identifier: GPL-2.0-or-later OR MIT 22eba2438SPhilippe Schenker/* 32eba2438SPhilippe Schenker * Copyright 2019 Toradex 42eba2438SPhilippe Schenker */ 52eba2438SPhilippe Schenker 62eba2438SPhilippe Schenker/ { 72eba2438SPhilippe Schenker chosen { 82eba2438SPhilippe Schenker stdout-path = &lpuart3; 92eba2438SPhilippe Schenker }; 102eba2438SPhilippe Schenker 112eba2438SPhilippe Schenker reg_module_3v3: regulator-module-3v3 { 122eba2438SPhilippe Schenker compatible = "regulator-fixed"; 132eba2438SPhilippe Schenker regulator-name = "+V3.3"; 142eba2438SPhilippe Schenker regulator-min-microvolt = <3300000>; 152eba2438SPhilippe Schenker regulator-max-microvolt = <3300000>; 162eba2438SPhilippe Schenker }; 172eba2438SPhilippe Schenker}; 182eba2438SPhilippe Schenker 192eba2438SPhilippe Schenker/* On-module I2C */ 202eba2438SPhilippe Schenker&i2c0 { 212eba2438SPhilippe Schenker #address-cells = <1>; 222eba2438SPhilippe Schenker #size-cells = <0>; 232eba2438SPhilippe Schenker clock-frequency = <100000>; 242eba2438SPhilippe Schenker pinctrl-names = "default"; 252eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_i2c0>, <&pinctrl_sgtl5000_usb_clk>; 262eba2438SPhilippe Schenker status = "okay"; 272eba2438SPhilippe Schenker 282eba2438SPhilippe Schenker /* Touch controller */ 292eba2438SPhilippe Schenker touchscreen@2c { 302eba2438SPhilippe Schenker compatible = "adi,ad7879-1"; 312eba2438SPhilippe Schenker pinctrl-names = "default"; 322eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_ad7879_int>; 332eba2438SPhilippe Schenker reg = <0x2c>; 342eba2438SPhilippe Schenker interrupt-parent = <&lsio_gpio3>; 352eba2438SPhilippe Schenker interrupts = <5 IRQ_TYPE_EDGE_FALLING>; 362eba2438SPhilippe Schenker touchscreen-max-pressure = <4096>; 372eba2438SPhilippe Schenker adi,resistance-plate-x = <120>; 382eba2438SPhilippe Schenker adi,first-conversion-delay = /bits/ 8 <3>; 392eba2438SPhilippe Schenker adi,acquisition-time = /bits/ 8 <1>; 402eba2438SPhilippe Schenker adi,median-filter-size = /bits/ 8 <2>; 412eba2438SPhilippe Schenker adi,averaging = /bits/ 8 <1>; 422eba2438SPhilippe Schenker adi,conversion-interval = /bits/ 8 <255>; 43851884b2SPhilippe Schenker status = "disabled"; 442eba2438SPhilippe Schenker }; 452eba2438SPhilippe Schenker}; 462eba2438SPhilippe Schenker 472eba2438SPhilippe Schenker/* Colibri I2C */ 482eba2438SPhilippe Schenker&i2c1 { 492eba2438SPhilippe Schenker #address-cells = <1>; 502eba2438SPhilippe Schenker #size-cells = <0>; 512eba2438SPhilippe Schenker clock-frequency = <100000>; 522eba2438SPhilippe Schenker pinctrl-names = "default"; 532eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_i2c1>; 542eba2438SPhilippe Schenker}; 552eba2438SPhilippe Schenker 56*ee9936d6SPhilippe Schenker&jpegdec { 57*ee9936d6SPhilippe Schenker status = "okay"; 58*ee9936d6SPhilippe Schenker}; 59*ee9936d6SPhilippe Schenker 60*ee9936d6SPhilippe Schenker&jpegenc { 61*ee9936d6SPhilippe Schenker status = "okay"; 62*ee9936d6SPhilippe Schenker}; 63*ee9936d6SPhilippe Schenker 642eba2438SPhilippe Schenker/* Colibri UART_B */ 652eba2438SPhilippe Schenker&lpuart0 { 662eba2438SPhilippe Schenker pinctrl-names = "default"; 672eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_lpuart0>; 682eba2438SPhilippe Schenker}; 692eba2438SPhilippe Schenker 702eba2438SPhilippe Schenker/* Colibri UART_C */ 712eba2438SPhilippe Schenker&lpuart2 { 722eba2438SPhilippe Schenker pinctrl-names = "default"; 732eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_lpuart2>; 742eba2438SPhilippe Schenker}; 752eba2438SPhilippe Schenker 762eba2438SPhilippe Schenker/* Colibri UART_A */ 772eba2438SPhilippe Schenker&lpuart3 { 782eba2438SPhilippe Schenker pinctrl-names = "default"; 792eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_lpuart3>, <&pinctrl_lpuart3_ctrl>; 802eba2438SPhilippe Schenker}; 812eba2438SPhilippe Schenker 822eba2438SPhilippe Schenker/* Colibri FastEthernet */ 832eba2438SPhilippe Schenker&fec1 { 842eba2438SPhilippe Schenker pinctrl-names = "default", "sleep"; 852eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_fec1>; 862eba2438SPhilippe Schenker pinctrl-1 = <&pinctrl_fec1_sleep>; 872eba2438SPhilippe Schenker phy-mode = "rmii"; 882eba2438SPhilippe Schenker phy-handle = <ðphy0>; 892eba2438SPhilippe Schenker fsl,magic-packet; 902eba2438SPhilippe Schenker 912eba2438SPhilippe Schenker mdio { 922eba2438SPhilippe Schenker #address-cells = <1>; 932eba2438SPhilippe Schenker #size-cells = <0>; 942eba2438SPhilippe Schenker 952eba2438SPhilippe Schenker ethphy0: ethernet-phy@2 { 962eba2438SPhilippe Schenker compatible = "ethernet-phy-ieee802.3-c22"; 972eba2438SPhilippe Schenker max-speed = <100>; 982eba2438SPhilippe Schenker reg = <2>; 992eba2438SPhilippe Schenker }; 1002eba2438SPhilippe Schenker }; 1012eba2438SPhilippe Schenker}; 1022eba2438SPhilippe Schenker 103a537c961SPhilippe Schenker/* Colibri SPI */ 104a537c961SPhilippe Schenker&lpspi2 { 105a537c961SPhilippe Schenker pinctrl-names = "default"; 106a537c961SPhilippe Schenker pinctrl-0 = <&pinctrl_lpspi2>; 107a537c961SPhilippe Schenker cs-gpios = <&lsio_gpio1 0 GPIO_ACTIVE_LOW>; 108a537c961SPhilippe Schenker}; 109a537c961SPhilippe Schenker 11055164802SPhilippe Schenker&lsio_gpio0 { 11155164802SPhilippe Schenker gpio-line-names = "", 11255164802SPhilippe Schenker "SODIMM_70", 11355164802SPhilippe Schenker "SODIMM_60", 11455164802SPhilippe Schenker "SODIMM_58", 11555164802SPhilippe Schenker "SODIMM_78", 11655164802SPhilippe Schenker "SODIMM_72", 11755164802SPhilippe Schenker "SODIMM_80", 11855164802SPhilippe Schenker "SODIMM_46", 11955164802SPhilippe Schenker "SODIMM_62", 12055164802SPhilippe Schenker "SODIMM_48", 12155164802SPhilippe Schenker "SODIMM_74", 12255164802SPhilippe Schenker "SODIMM_50", 12355164802SPhilippe Schenker "SODIMM_52", 12455164802SPhilippe Schenker "SODIMM_54", 12555164802SPhilippe Schenker "SODIMM_66", 12655164802SPhilippe Schenker "SODIMM_64", 12755164802SPhilippe Schenker "SODIMM_68", 12855164802SPhilippe Schenker "", 12955164802SPhilippe Schenker "", 13055164802SPhilippe Schenker "SODIMM_82", 13155164802SPhilippe Schenker "SODIMM_56", 13255164802SPhilippe Schenker "SODIMM_28", 13355164802SPhilippe Schenker "SODIMM_30", 13455164802SPhilippe Schenker "", 13555164802SPhilippe Schenker "SODIMM_61", 13655164802SPhilippe Schenker "SODIMM_103", 13755164802SPhilippe Schenker "", 13855164802SPhilippe Schenker "", 13955164802SPhilippe Schenker "", 14055164802SPhilippe Schenker "SODIMM_25", 14155164802SPhilippe Schenker "SODIMM_27", 14255164802SPhilippe Schenker "SODIMM_100"; 14355164802SPhilippe Schenker}; 14455164802SPhilippe Schenker 14555164802SPhilippe Schenker&lsio_gpio1 { 14655164802SPhilippe Schenker gpio-line-names = "SODIMM_86", 14755164802SPhilippe Schenker "SODIMM_92", 14855164802SPhilippe Schenker "SODIMM_90", 14955164802SPhilippe Schenker "SODIMM_88", 15055164802SPhilippe Schenker "", 15155164802SPhilippe Schenker "", 15255164802SPhilippe Schenker "", 15355164802SPhilippe Schenker "SODIMM_59", 15455164802SPhilippe Schenker "", 15555164802SPhilippe Schenker "SODIMM_6", 15655164802SPhilippe Schenker "SODIMM_8", 15755164802SPhilippe Schenker "", 15855164802SPhilippe Schenker "", 15955164802SPhilippe Schenker "SODIMM_2", 16055164802SPhilippe Schenker "SODIMM_4", 16155164802SPhilippe Schenker "SODIMM_34", 16255164802SPhilippe Schenker "SODIMM_32", 16355164802SPhilippe Schenker "SODIMM_63", 16455164802SPhilippe Schenker "SODIMM_55", 16555164802SPhilippe Schenker "SODIMM_33", 16655164802SPhilippe Schenker "SODIMM_35", 16755164802SPhilippe Schenker "SODIMM_36", 16855164802SPhilippe Schenker "SODIMM_38", 16955164802SPhilippe Schenker "SODIMM_21", 17055164802SPhilippe Schenker "SODIMM_19", 17155164802SPhilippe Schenker "SODIMM_140", 17255164802SPhilippe Schenker "SODIMM_142", 17355164802SPhilippe Schenker "SODIMM_196", 17455164802SPhilippe Schenker "SODIMM_194", 17555164802SPhilippe Schenker "SODIMM_186", 17655164802SPhilippe Schenker "SODIMM_188", 17755164802SPhilippe Schenker "SODIMM_138"; 17855164802SPhilippe Schenker}; 17955164802SPhilippe Schenker 18055164802SPhilippe Schenker&lsio_gpio2 { 18155164802SPhilippe Schenker gpio-line-names = "SODIMM_23", 18255164802SPhilippe Schenker "", 18355164802SPhilippe Schenker "", 18455164802SPhilippe Schenker "SODIMM_144"; 18555164802SPhilippe Schenker}; 18655164802SPhilippe Schenker 18755164802SPhilippe Schenker&lsio_gpio3 { 18855164802SPhilippe Schenker gpio-line-names = "SODIMM_96", 18955164802SPhilippe Schenker "SODIMM_75", 19055164802SPhilippe Schenker "SODIMM_37", 19155164802SPhilippe Schenker "SODIMM_29", 19255164802SPhilippe Schenker "", 19355164802SPhilippe Schenker "", 19455164802SPhilippe Schenker "", 19555164802SPhilippe Schenker "", 19655164802SPhilippe Schenker "", 19755164802SPhilippe Schenker "SODIMM_43", 19855164802SPhilippe Schenker "SODIMM_45", 19955164802SPhilippe Schenker "SODIMM_69", 20055164802SPhilippe Schenker "SODIMM_71", 20155164802SPhilippe Schenker "SODIMM_73", 20255164802SPhilippe Schenker "SODIMM_77", 20355164802SPhilippe Schenker "SODIMM_89", 20455164802SPhilippe Schenker "SODIMM_93", 20555164802SPhilippe Schenker "SODIMM_95", 20655164802SPhilippe Schenker "SODIMM_99", 20755164802SPhilippe Schenker "SODIMM_105", 20855164802SPhilippe Schenker "SODIMM_107", 20955164802SPhilippe Schenker "SODIMM_98", 21055164802SPhilippe Schenker "SODIMM_102", 21155164802SPhilippe Schenker "SODIMM_104", 21255164802SPhilippe Schenker "SODIMM_106"; 21355164802SPhilippe Schenker}; 21455164802SPhilippe Schenker 21555164802SPhilippe Schenker&lsio_gpio4 { 21655164802SPhilippe Schenker gpio-line-names = "", 21755164802SPhilippe Schenker "", 21855164802SPhilippe Schenker "", 21955164802SPhilippe Schenker "SODIMM_129", 22055164802SPhilippe Schenker "SODIMM_133", 22155164802SPhilippe Schenker "SODIMM_127", 22255164802SPhilippe Schenker "SODIMM_131", 22355164802SPhilippe Schenker "", 22455164802SPhilippe Schenker "", 22555164802SPhilippe Schenker "", 22655164802SPhilippe Schenker "", 22755164802SPhilippe Schenker "", 22855164802SPhilippe Schenker "", 22955164802SPhilippe Schenker "", 23055164802SPhilippe Schenker "", 23155164802SPhilippe Schenker "", 23255164802SPhilippe Schenker "", 23355164802SPhilippe Schenker "", 23455164802SPhilippe Schenker "", 23555164802SPhilippe Schenker "SODIMM_44", 23655164802SPhilippe Schenker "", 23755164802SPhilippe Schenker "SODIMM_76", 23855164802SPhilippe Schenker "SODIMM_31", 23955164802SPhilippe Schenker "SODIMM_47", 24055164802SPhilippe Schenker "SODIMM_190", 24155164802SPhilippe Schenker "SODIMM_192", 24255164802SPhilippe Schenker "SODIMM_49", 24355164802SPhilippe Schenker "SODIMM_51", 24455164802SPhilippe Schenker "SODIMM_53"; 24555164802SPhilippe Schenker}; 24655164802SPhilippe Schenker 24755164802SPhilippe Schenker&lsio_gpio5 { 24855164802SPhilippe Schenker gpio-line-names = "", 24955164802SPhilippe Schenker "SODIMM_57", 25055164802SPhilippe Schenker "SODIMM_65", 25155164802SPhilippe Schenker "SODIMM_85", 25255164802SPhilippe Schenker "", 25355164802SPhilippe Schenker "", 25455164802SPhilippe Schenker "", 25555164802SPhilippe Schenker "", 25655164802SPhilippe Schenker "SODIMM_135", 25755164802SPhilippe Schenker "SODIMM_137", 25855164802SPhilippe Schenker "UNUSABLE_SODIMM_180", 25955164802SPhilippe Schenker "UNUSABLE_SODIMM_184"; 26055164802SPhilippe Schenker}; 26155164802SPhilippe Schenker 2622eba2438SPhilippe Schenker/* On-module eMMC */ 2632eba2438SPhilippe Schenker&usdhc1 { 2642eba2438SPhilippe Schenker bus-width = <8>; 2652eba2438SPhilippe Schenker non-removable; 2662eba2438SPhilippe Schenker no-sd; 2672eba2438SPhilippe Schenker no-sdio; 2682eba2438SPhilippe Schenker pinctrl-names = "default", "state_100mhz", "state_200mhz"; 2692eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_usdhc1>; 2702eba2438SPhilippe Schenker pinctrl-1 = <&pinctrl_usdhc1_100mhz>; 2712eba2438SPhilippe Schenker pinctrl-2 = <&pinctrl_usdhc1_200mhz>; 2722eba2438SPhilippe Schenker status = "okay"; 2732eba2438SPhilippe Schenker}; 2742eba2438SPhilippe Schenker 2752eba2438SPhilippe Schenker/* Colibri SD/MMC Card */ 2762eba2438SPhilippe Schenker&usdhc2 { 2772eba2438SPhilippe Schenker bus-width = <4>; 2782eba2438SPhilippe Schenker cd-gpios = <&lsio_gpio3 9 GPIO_ACTIVE_LOW>; 2792eba2438SPhilippe Schenker vmmc-supply = <®_module_3v3>; 2802eba2438SPhilippe Schenker pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; 2812eba2438SPhilippe Schenker pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; 2822eba2438SPhilippe Schenker pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; 2832eba2438SPhilippe Schenker pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; 2842eba2438SPhilippe Schenker pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>; 2852eba2438SPhilippe Schenker disable-wp; 2862eba2438SPhilippe Schenker}; 2872eba2438SPhilippe Schenker 2882eba2438SPhilippe Schenker&iomuxc { 2892eba2438SPhilippe Schenker pinctrl-names = "default"; 2904d2adf73SPhilippe Schenker pinctrl-0 = <&pinctrl_ext_io0>, <&pinctrl_hog0>, <&pinctrl_hog1>, 2917171ec29SPhilippe Schenker <&pinctrl_hog2>, <&pinctrl_lpspi2_cs2>; 2922eba2438SPhilippe Schenker 2932eba2438SPhilippe Schenker /* On-module touch pen-down interrupt */ 2942eba2438SPhilippe Schenker pinctrl_ad7879_int: ad7879intgrp { 2957efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_CSI0_I2C0_SCL_LSIO_GPIO3_IO05 0x21>; 2962eba2438SPhilippe Schenker }; 2972eba2438SPhilippe Schenker 2982eba2438SPhilippe Schenker /* Colibri Analogue Inputs */ 2992eba2438SPhilippe Schenker pinctrl_adc0: adc0grp { 3007efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ADC_IN0_ADMA_ADC_IN0 0x60>, /* SODIMM 8 */ 3017efa409eSPhilippe Schenker <IMX8QXP_ADC_IN1_ADMA_ADC_IN1 0x60>, /* SODIMM 6 */ 3027efa409eSPhilippe Schenker <IMX8QXP_ADC_IN4_ADMA_ADC_IN4 0x60>, /* SODIMM 4 */ 3037efa409eSPhilippe Schenker <IMX8QXP_ADC_IN5_ADMA_ADC_IN5 0x60>; /* SODIMM 2 */ 3042eba2438SPhilippe Schenker }; 3052eba2438SPhilippe Schenker 3067ece3cbcSPhilippe Schenker /* Atmel MXT touchsceen + Capacitive Touch Adapter */ 3077ece3cbcSPhilippe Schenker /* NOTE: This pingroup conflicts with pingroups 3087ece3cbcSPhilippe Schenker * pinctrl_pwm_b/pinctrl_pwm_c. Don't enable them 3097ece3cbcSPhilippe Schenker * simultaneously. 3107ece3cbcSPhilippe Schenker */ 3117ece3cbcSPhilippe Schenker pinctrl_atmel_adap: atmeladaptergrp { 3127ece3cbcSPhilippe Schenker fsl,pins = <IMX8QXP_UART1_RX_LSIO_GPIO0_IO22 0x21>, /* SODIMM 30 */ 3137ece3cbcSPhilippe Schenker <IMX8QXP_UART1_TX_LSIO_GPIO0_IO21 0x4000021>; /* SODIMM 28 */ 3147ece3cbcSPhilippe Schenker }; 3157ece3cbcSPhilippe Schenker 3167ece3cbcSPhilippe Schenker /* Atmel MXT touchsceen + boards with built-in Capacitive Touch Connector */ 3177ece3cbcSPhilippe Schenker pinctrl_atmel_conn: atmelconnectorgrp { 3187ece3cbcSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0B_DATA2_LSIO_GPIO3_IO20 0x4000021>, /* SODIMM 107 */ 3197ece3cbcSPhilippe Schenker <IMX8QXP_QSPI0B_SS1_B_LSIO_GPIO3_IO24 0x21>; /* SODIMM 106 */ 3207ece3cbcSPhilippe Schenker }; 3217ece3cbcSPhilippe Schenker 3222eba2438SPhilippe Schenker pinctrl_can_int: canintgrp { 3237efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_DQS_LSIO_GPIO3_IO13 0x40>; /* SODIMM 73 */ 3242eba2438SPhilippe Schenker }; 3252eba2438SPhilippe Schenker 3262eba2438SPhilippe Schenker pinctrl_csi_ctl: csictlgrp { 3277efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_SS0_B_LSIO_GPIO3_IO14 0x20>, /* SODIMM 77 */ 3287efa409eSPhilippe Schenker <IMX8QXP_QSPI0A_SS1_B_LSIO_GPIO3_IO15 0x20>; /* SODIMM 89 */ 3292eba2438SPhilippe Schenker }; 3302eba2438SPhilippe Schenker 3315e634a90SPhilippe Schenker pinctrl_csi_mclk: csimclkgrp { 3325e634a90SPhilippe Schenker fsl,pins = <IMX8QXP_CSI_MCLK_CI_PI_MCLK 0xC0000041>; /* SODIMM 75 / X3-12 */ 3335e634a90SPhilippe Schenker }; 3345e634a90SPhilippe Schenker 3352eba2438SPhilippe Schenker pinctrl_ext_io0: extio0grp { 3367efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ENET0_RGMII_RXD3_LSIO_GPIO5_IO08 0x06000040>; /* SODIMM 135 */ 3372eba2438SPhilippe Schenker }; 3382eba2438SPhilippe Schenker 3392eba2438SPhilippe Schenker /* Colibri Ethernet: On-module 100Mbps PHY Micrel KSZ8041 */ 3402eba2438SPhilippe Schenker pinctrl_fec1: fec1grp { 3417efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ENET0_MDC_CONN_ENET0_MDC 0x06000020>, 3427efa409eSPhilippe Schenker <IMX8QXP_ENET0_MDIO_CONN_ENET0_MDIO 0x06000020>, 3437efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL 0x61>, 3447efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_OUT 0x06000061>, 3457efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 0x61>, 3467efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 0x61>, 3477efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL 0x61>, 3487efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 0x61>, 3497efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 0x61>, 3507efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD2_CONN_ENET0_RMII_RX_ER 0x61>; 3512eba2438SPhilippe Schenker }; 3522eba2438SPhilippe Schenker 3532eba2438SPhilippe Schenker pinctrl_fec1_sleep: fec1slpgrp { 3547efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ENET0_MDC_LSIO_GPIO5_IO11 0x06000041>, 3557efa409eSPhilippe Schenker <IMX8QXP_ENET0_MDIO_LSIO_GPIO5_IO10 0x06000041>, 3567efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 0x41>, 3577efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXC_LSIO_GPIO4_IO29 0x41>, 3587efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXD0_LSIO_GPIO4_IO31 0x41>, 3597efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 0x41>, 3607efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RX_CTL_LSIO_GPIO5_IO04 0x41>, 3617efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD0_LSIO_GPIO5_IO05 0x41>, 3627efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD1_LSIO_GPIO5_IO06 0x41>, 3637efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXD2_LSIO_GPIO5_IO07 0x41>; 3642eba2438SPhilippe Schenker }; 3652eba2438SPhilippe Schenker 3662eba2438SPhilippe Schenker /* Colibri optional CAN on UART_B RTS/CTS */ 3672eba2438SPhilippe Schenker pinctrl_flexcan1: flexcan0grp { 3687efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_FLEXCAN0_TX_ADMA_FLEXCAN0_TX 0x21>, /* SODIMM 32 */ 3697efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN0_RX_ADMA_FLEXCAN0_RX 0x21>; /* SODIMM 34 */ 3702eba2438SPhilippe Schenker }; 3712eba2438SPhilippe Schenker 3722eba2438SPhilippe Schenker /* Colibri optional CAN on PS2 */ 3732eba2438SPhilippe Schenker pinctrl_flexcan2: flexcan1grp { 3747efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_FLEXCAN1_TX_ADMA_FLEXCAN1_TX 0x21>, /* SODIMM 55 */ 3757efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN1_RX_ADMA_FLEXCAN1_RX 0x21>; /* SODIMM 63 */ 3762eba2438SPhilippe Schenker }; 3772eba2438SPhilippe Schenker 3782eba2438SPhilippe Schenker /* Colibri optional CAN on UART_A TXD/RXD */ 3792eba2438SPhilippe Schenker pinctrl_flexcan3: flexcan2grp { 3807efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_FLEXCAN2_TX_ADMA_FLEXCAN2_TX 0x21>, /* SODIMM 35 */ 3817efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN2_RX_ADMA_FLEXCAN2_RX 0x21>; /* SODIMM 33 */ 3822eba2438SPhilippe Schenker }; 3832eba2438SPhilippe Schenker 3842eba2438SPhilippe Schenker /* Colibri LCD Back-Light GPIO */ 3852eba2438SPhilippe Schenker pinctrl_gpio_bl_on: gpioblongrp { 3867efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_DATA3_LSIO_GPIO3_IO12 0x60>; /* SODIMM 71 */ 3872eba2438SPhilippe Schenker }; 3882eba2438SPhilippe Schenker 3899c279d21SPhilippe Schenker /* HDMI Hot Plug Detect on FFC (X2) */ 3909c279d21SPhilippe Schenker pinctrl_gpio_hpd: gpiohpdgrp { 3919c279d21SPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO31 0x20>; /* SODIMM 138 */ 3929c279d21SPhilippe Schenker }; 3939c279d21SPhilippe Schenker 3942eba2438SPhilippe Schenker pinctrl_gpiokeys: gpiokeysgrp { 3957efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_DATA1_LSIO_GPIO3_IO10 0x06700041>; /* SODIMM 45 */ 3962eba2438SPhilippe Schenker }; 3972eba2438SPhilippe Schenker 3982eba2438SPhilippe Schenker pinctrl_hog0: hog0grp { 3997171ec29SPhilippe Schenker fsl,pins = <IMX8QXP_CSI_D07_CI_PI_D09 0x61>, /* SODIMM 65 */ 4007efa409eSPhilippe Schenker <IMX8QXP_QSPI0A_DATA2_LSIO_GPIO3_IO11 0x20>, /* SODIMM 69 */ 4017efa409eSPhilippe Schenker <IMX8QXP_SAI0_TXC_LSIO_GPIO0_IO26 0x20>, /* SODIMM 79 */ 4027efa409eSPhilippe Schenker <IMX8QXP_CSI_D02_CI_PI_D04 0x61>, /* SODIMM 79 */ 4037efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_RXC_LSIO_GPIO5_IO03 0x06000020>, /* SODIMM 85 */ 4047efa409eSPhilippe Schenker <IMX8QXP_CSI_D06_CI_PI_D08 0x61>, /* SODIMM 85 */ 4057efa409eSPhilippe Schenker <IMX8QXP_QSPI0B_SCLK_LSIO_GPIO3_IO17 0x20>, /* SODIMM 95 */ 4067efa409eSPhilippe Schenker <IMX8QXP_SAI0_RXD_LSIO_GPIO0_IO27 0x20>, /* SODIMM 97 */ 4077efa409eSPhilippe Schenker <IMX8QXP_CSI_D03_CI_PI_D05 0x61>, /* SODIMM 97 */ 4087efa409eSPhilippe Schenker <IMX8QXP_QSPI0B_DATA0_LSIO_GPIO3_IO18 0x20>, /* SODIMM 99 */ 4097efa409eSPhilippe Schenker <IMX8QXP_SAI0_TXFS_LSIO_GPIO0_IO28 0x20>, /* SODIMM 101 */ 4107efa409eSPhilippe Schenker <IMX8QXP_CSI_D00_CI_PI_D02 0x61>, /* SODIMM 101 */ 4117efa409eSPhilippe Schenker <IMX8QXP_SAI0_TXD_LSIO_GPIO0_IO25 0x20>, /* SODIMM 103 */ 4127efa409eSPhilippe Schenker <IMX8QXP_CSI_D01_CI_PI_D03 0x61>, /* SODIMM 103 */ 4137efa409eSPhilippe Schenker <IMX8QXP_QSPI0B_DATA1_LSIO_GPIO3_IO19 0x20>, /* SODIMM 105 */ 4147efa409eSPhilippe Schenker <IMX8QXP_USB_SS3_TC2_LSIO_GPIO4_IO05 0x20>, /* SODIMM 127 */ 4157efa409eSPhilippe Schenker <IMX8QXP_USB_SS3_TC3_LSIO_GPIO4_IO06 0x20>, /* SODIMM 131 */ 4167efa409eSPhilippe Schenker <IMX8QXP_USB_SS3_TC1_LSIO_GPIO4_IO04 0x20>, /* SODIMM 133 */ 4177efa409eSPhilippe Schenker <IMX8QXP_CSI_PCLK_LSIO_GPIO3_IO00 0x20>, /* SODIMM 96 */ 4187efa409eSPhilippe Schenker <IMX8QXP_QSPI0B_DATA3_LSIO_GPIO3_IO21 0x20>, /* SODIMM 98 */ 4197efa409eSPhilippe Schenker <IMX8QXP_SAI1_RXFS_LSIO_GPIO0_IO31 0x20>, /* SODIMM 100 */ 4207efa409eSPhilippe Schenker <IMX8QXP_QSPI0B_DQS_LSIO_GPIO3_IO22 0x20>, /* SODIMM 102 */ 4217ece3cbcSPhilippe Schenker <IMX8QXP_QSPI0B_SS0_B_LSIO_GPIO3_IO23 0x20>; /* SODIMM 104 */ 4222eba2438SPhilippe Schenker }; 4232eba2438SPhilippe Schenker 4242eba2438SPhilippe Schenker pinctrl_hog1: hog1grp { 4257efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_CSI_MCLK_LSIO_GPIO3_IO01 0x20>, /* SODIMM 75 */ 4267efa409eSPhilippe Schenker <IMX8QXP_QSPI0A_SCLK_LSIO_GPIO3_IO16 0x20>; /* SODIMM 93 */ 4272eba2438SPhilippe Schenker }; 4282eba2438SPhilippe Schenker 4294d2adf73SPhilippe Schenker pinctrl_hog2: hog2grp { 4304d2adf73SPhilippe Schenker fsl,pins = <IMX8QXP_CSI_MCLK_LSIO_GPIO3_IO01 0x20>; /* SODIMM 75 */ 4314d2adf73SPhilippe Schenker }; 4324d2adf73SPhilippe Schenker 4332eba2438SPhilippe Schenker /* 4342eba2438SPhilippe Schenker * This pin is used in the SCFW as a UART. Using it from 4352eba2438SPhilippe Schenker * Linux would require rewritting the SCFW board file. 4362eba2438SPhilippe Schenker */ 4372eba2438SPhilippe Schenker pinctrl_hog_scfw: hogscfwgrp { 4387efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_SCU_GPIO0_00_LSIO_GPIO2_IO03 0x20>; /* SODIMM 144 */ 4392eba2438SPhilippe Schenker }; 4402eba2438SPhilippe Schenker 4412eba2438SPhilippe Schenker /* On Module I2C */ 4422eba2438SPhilippe Schenker pinctrl_i2c0: i2c0grp { 4437efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL 0x06000021>, 4447efa409eSPhilippe Schenker <IMX8QXP_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA 0x06000021>; 4452eba2438SPhilippe Schenker }; 4462eba2438SPhilippe Schenker 4472eba2438SPhilippe Schenker /* MIPI DSI I2C accessible on SODIMM (X1) and FFC (X2) */ 4482eba2438SPhilippe Schenker pinctrl_i2c0_mipi_lvds0: i2c0mipilvds0grp { 4497efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL 0xc6000020>, /* SODIMM 140 */ 4507efa409eSPhilippe Schenker <IMX8QXP_MIPI_DSI0_I2C0_SDA_MIPI_DSI0_I2C0_SDA 0xc6000020>; /* SODIMM 142 */ 4512eba2438SPhilippe Schenker }; 4522eba2438SPhilippe Schenker 4532eba2438SPhilippe Schenker /* MIPI CSI I2C accessible on SODIMM (X1) and FFC (X3) */ 4542eba2438SPhilippe Schenker pinctrl_i2c0_mipi_lvds1: i2c0mipilvds1grp { 4557efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_DSI1_I2C0_SCL_MIPI_DSI1_I2C0_SCL 0xc6000020>, /* SODIMM 186 */ 4567efa409eSPhilippe Schenker <IMX8QXP_MIPI_DSI1_I2C0_SDA_MIPI_DSI1_I2C0_SDA 0xc6000020>; /* SODIMM 188 */ 4572eba2438SPhilippe Schenker }; 4582eba2438SPhilippe Schenker 4592eba2438SPhilippe Schenker /* Colibri I2C */ 4602eba2438SPhilippe Schenker pinctrl_i2c1: i2c1grp { 4617efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_DSI0_GPIO0_00_ADMA_I2C1_SCL 0x06000021>, /* SODIMM 196 */ 4627efa409eSPhilippe Schenker <IMX8QXP_MIPI_DSI0_GPIO0_01_ADMA_I2C1_SDA 0x06000021>; /* SODIMM 194 */ 4632eba2438SPhilippe Schenker }; 4642eba2438SPhilippe Schenker 4652eba2438SPhilippe Schenker /* Colibri Parallel RGB LCD Interface */ 4662eba2438SPhilippe Schenker pinctrl_lcdif: lcdifgrp { 4677efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MCLK_OUT0_ADMA_LCDIF_CLK 0x60>, /* SODIMM 56 */ 4687efa409eSPhilippe Schenker <IMX8QXP_SPI3_CS0_ADMA_LCDIF_HSYNC 0x60>, /* SODIMM 68 */ 4697efa409eSPhilippe Schenker <IMX8QXP_MCLK_IN0_ADMA_LCDIF_VSYNC 0x60>, /* SODIMM 82 */ 470bd74f83dSPhilippe Schenker <IMX8QXP_MCLK_IN1_ADMA_LCDIF_EN 0x40>, /* SODIMM 44 */ 471bd74f83dSPhilippe Schenker <IMX8QXP_USDHC1_RESET_B_LSIO_GPIO4_IO19 0x40>, /* SODIMM 44 */ 4727efa409eSPhilippe Schenker <IMX8QXP_ESAI0_FSR_ADMA_LCDIF_D00 0x60>, /* SODIMM 76 */ 4737efa409eSPhilippe Schenker <IMX8QXP_USDHC1_WP_LSIO_GPIO4_IO21 0x60>, /* SODIMM 76 */ 4747efa409eSPhilippe Schenker <IMX8QXP_ESAI0_FST_ADMA_LCDIF_D01 0x60>, /* SODIMM 70 */ 4757efa409eSPhilippe Schenker <IMX8QXP_ESAI0_SCKR_ADMA_LCDIF_D02 0x60>, /* SODIMM 60 */ 4767efa409eSPhilippe Schenker <IMX8QXP_ESAI0_SCKT_ADMA_LCDIF_D03 0x60>, /* SODIMM 58 */ 4777efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX0_ADMA_LCDIF_D04 0x60>, /* SODIMM 78 */ 4787efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX1_ADMA_LCDIF_D05 0x60>, /* SODIMM 72 */ 4797efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX2_RX3_ADMA_LCDIF_D06 0x60>, /* SODIMM 80 */ 4807efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX3_RX2_ADMA_LCDIF_D07 0x60>, /* SODIMM 46 */ 4817efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX4_RX1_ADMA_LCDIF_D08 0x60>, /* SODIMM 62 */ 4827efa409eSPhilippe Schenker <IMX8QXP_ESAI0_TX5_RX0_ADMA_LCDIF_D09 0x60>, /* SODIMM 48 */ 4837efa409eSPhilippe Schenker <IMX8QXP_SPDIF0_RX_ADMA_LCDIF_D10 0x60>, /* SODIMM 74 */ 4847efa409eSPhilippe Schenker <IMX8QXP_SPDIF0_TX_ADMA_LCDIF_D11 0x60>, /* SODIMM 50 */ 4857efa409eSPhilippe Schenker <IMX8QXP_SPDIF0_EXT_CLK_ADMA_LCDIF_D12 0x60>, /* SODIMM 52 */ 4867efa409eSPhilippe Schenker <IMX8QXP_SPI3_SCK_ADMA_LCDIF_D13 0x60>, /* SODIMM 54 */ 4877efa409eSPhilippe Schenker <IMX8QXP_SPI3_SDO_ADMA_LCDIF_D14 0x60>, /* SODIMM 66 */ 4887efa409eSPhilippe Schenker <IMX8QXP_SPI3_SDI_ADMA_LCDIF_D15 0x60>, /* SODIMM 64 */ 4897efa409eSPhilippe Schenker <IMX8QXP_SPI3_CS1_ADMA_LCDIF_D16 0x60>, /* SODIMM 57 */ 4907efa409eSPhilippe Schenker <IMX8QXP_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 0x60>, /* SODIMM 57 */ 4917efa409eSPhilippe Schenker <IMX8QXP_UART1_CTS_B_ADMA_LCDIF_D17 0x60>; /* SODIMM 61 */ 4922eba2438SPhilippe Schenker }; 4932eba2438SPhilippe Schenker 4942eba2438SPhilippe Schenker /* Colibri SPI */ 4952eba2438SPhilippe Schenker pinctrl_lpspi2: lpspi2grp { 4967efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_SPI2_CS0_LSIO_GPIO1_IO00 0x21>, /* SODIMM 86 */ 4977efa409eSPhilippe Schenker <IMX8QXP_SPI2_SDO_ADMA_SPI2_SDO 0x06000040>, /* SODIMM 92 */ 4987efa409eSPhilippe Schenker <IMX8QXP_SPI2_SDI_ADMA_SPI2_SDI 0x06000040>, /* SODIMM 90 */ 4997efa409eSPhilippe Schenker <IMX8QXP_SPI2_SCK_ADMA_SPI2_SCK 0x06000040>; /* SODIMM 88 */ 5002eba2438SPhilippe Schenker }; 5012eba2438SPhilippe Schenker 5027171ec29SPhilippe Schenker pinctrl_lpspi2_cs2: lpspi2cs2grp { 5037171ec29SPhilippe Schenker fsl,pins = <IMX8QXP_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 0x21>; /* SODIMM 65 */ 5047171ec29SPhilippe Schenker }; 5057171ec29SPhilippe Schenker 5062eba2438SPhilippe Schenker /* Colibri UART_B */ 5072eba2438SPhilippe Schenker pinctrl_lpuart0: lpuart0grp { 5087efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_UART0_RX_ADMA_UART0_RX 0x06000020>, /* SODIMM 36 */ 5097efa409eSPhilippe Schenker <IMX8QXP_UART0_TX_ADMA_UART0_TX 0x06000020>, /* SODIMM 38 */ 5107efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN0_RX_ADMA_UART0_RTS_B 0x06000020>, /* SODIMM 34 */ 5117efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN0_TX_ADMA_UART0_CTS_B 0x06000020>; /* SODIMM 32 */ 5122eba2438SPhilippe Schenker }; 5132eba2438SPhilippe Schenker 5142eba2438SPhilippe Schenker /* Colibri UART_C */ 5152eba2438SPhilippe Schenker pinctrl_lpuart2: lpuart2grp { 5167efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_UART2_RX_ADMA_UART2_RX 0x06000020>, /* SODIMM 19 */ 5177efa409eSPhilippe Schenker <IMX8QXP_UART2_TX_ADMA_UART2_TX 0x06000020>; /* SODIMM 21 */ 5182eba2438SPhilippe Schenker }; 5192eba2438SPhilippe Schenker 5202eba2438SPhilippe Schenker /* Colibri UART_A */ 5212eba2438SPhilippe Schenker pinctrl_lpuart3: lpuart3grp { 5227efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_FLEXCAN2_RX_ADMA_UART3_RX 0x06000020>, /* SODIMM 33 */ 5237efa409eSPhilippe Schenker <IMX8QXP_FLEXCAN2_TX_ADMA_UART3_TX 0x06000020>; /* SODIMM 35 */ 5242eba2438SPhilippe Schenker }; 5252eba2438SPhilippe Schenker 5262eba2438SPhilippe Schenker /* Colibri UART_A Control */ 5272eba2438SPhilippe Schenker pinctrl_lpuart3_ctrl: lpuart3ctrlgrp { 5287efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_DSI1_GPIO0_01_LSIO_GPIO2_IO00 0x20>, /* SODIMM 23 */ 5297efa409eSPhilippe Schenker <IMX8QXP_SAI1_RXD_LSIO_GPIO0_IO29 0x20>, /* SODIMM 25 */ 5307efa409eSPhilippe Schenker <IMX8QXP_SAI1_RXC_LSIO_GPIO0_IO30 0x20>, /* SODIMM 27 */ 5317efa409eSPhilippe Schenker <IMX8QXP_CSI_RESET_LSIO_GPIO3_IO03 0x20>, /* SODIMM 29 */ 5327efa409eSPhilippe Schenker <IMX8QXP_USDHC1_CD_B_LSIO_GPIO4_IO22 0x20>, /* SODIMM 31 */ 5337efa409eSPhilippe Schenker <IMX8QXP_CSI_EN_LSIO_GPIO3_IO02 0x20>; /* SODIMM 37 */ 5342eba2438SPhilippe Schenker }; 5352eba2438SPhilippe Schenker 5362eba2438SPhilippe Schenker /* On module wifi module */ 5372eba2438SPhilippe Schenker pinctrl_pcieb: pciebgrp { 5387efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 0x04000061>, /* SODIMM 178 */ 5397efa409eSPhilippe Schenker <IMX8QXP_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000061>, /* SODIMM 94 */ 5407efa409eSPhilippe Schenker <IMX8QXP_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x60>; /* SODIMM 81 */ 5412eba2438SPhilippe Schenker }; 5422eba2438SPhilippe Schenker 5432eba2438SPhilippe Schenker /* Colibri PWM_A */ 5442eba2438SPhilippe Schenker pinctrl_pwm_a: pwmagrp { 5452eba2438SPhilippe Schenker /* both pins are connected together, reserve the unused CSI_D05 */ 5467efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_CSI_D05_CI_PI_D07 0x61>, /* SODIMM 59 */ 5477efa409eSPhilippe Schenker <IMX8QXP_SPI0_CS1_ADMA_LCD_PWM0_OUT 0x60>; /* SODIMM 59 */ 5482eba2438SPhilippe Schenker }; 5492eba2438SPhilippe Schenker 5502eba2438SPhilippe Schenker /* Colibri PWM_B */ 5512eba2438SPhilippe Schenker pinctrl_pwm_b: pwmbgrp { 5527efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_UART1_TX_LSIO_PWM0_OUT 0x60>; /* SODIMM 28 */ 5532eba2438SPhilippe Schenker }; 5542eba2438SPhilippe Schenker 5552eba2438SPhilippe Schenker /* Colibri PWM_C */ 5562eba2438SPhilippe Schenker pinctrl_pwm_c: pwmcgrp { 5577efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_UART1_RX_LSIO_PWM1_OUT 0x60>; /* SODIMM 30 */ 5582eba2438SPhilippe Schenker }; 5592eba2438SPhilippe Schenker 5602eba2438SPhilippe Schenker /* Colibri PWM_D */ 5612eba2438SPhilippe Schenker pinctrl_pwm_d: pwmdgrp { 5622eba2438SPhilippe Schenker /* both pins are connected together, reserve the unused CSI_D04 */ 5637efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_CSI_D04_CI_PI_D06 0x61>, /* SODIMM 67 */ 5647efa409eSPhilippe Schenker <IMX8QXP_UART1_RTS_B_LSIO_PWM2_OUT 0x60>; /* SODIMM 67 */ 5652eba2438SPhilippe Schenker }; 5662eba2438SPhilippe Schenker 5672eba2438SPhilippe Schenker /* On-module I2S */ 5682eba2438SPhilippe Schenker pinctrl_sai0: sai0grp { 5697efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_SPI0_SDI_ADMA_SAI0_TXD 0x06000040>, 5707efa409eSPhilippe Schenker <IMX8QXP_SPI0_CS0_ADMA_SAI0_RXD 0x06000040>, 5717efa409eSPhilippe Schenker <IMX8QXP_SPI0_SCK_ADMA_SAI0_TXC 0x06000040>, 5727efa409eSPhilippe Schenker <IMX8QXP_SPI0_SDO_ADMA_SAI0_TXFS 0x06000040>; 5732eba2438SPhilippe Schenker }; 5742eba2438SPhilippe Schenker 5752eba2438SPhilippe Schenker /* Colibri Audio Analogue Microphone GND */ 5762eba2438SPhilippe Schenker pinctrl_sgtl5000: sgtl5000grp { 5777efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_CSI0_I2C0_SDA_LSIO_GPIO3_IO06 0x41>; 5782eba2438SPhilippe Schenker }; 5792eba2438SPhilippe Schenker 5802eba2438SPhilippe Schenker /* On-module SGTL5000 clock */ 5812eba2438SPhilippe Schenker pinctrl_sgtl5000_usb_clk: sgtl5000usbclkgrp { 5827efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ADC_IN3_ADMA_ACM_MCLK_OUT0 0x21>; 5832eba2438SPhilippe Schenker }; 5842eba2438SPhilippe Schenker 5852eba2438SPhilippe Schenker /* On-module USB interrupt */ 5862eba2438SPhilippe Schenker pinctrl_usb3503a: usb3503agrp { 5877efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_MIPI_CSI0_MCLK_OUT_LSIO_GPIO3_IO04 0x61>; 5882eba2438SPhilippe Schenker }; 5892eba2438SPhilippe Schenker 5902eba2438SPhilippe Schenker /* Colibri USB Client Cable Detect */ 5912eba2438SPhilippe Schenker pinctrl_usbc_det: usbcdetgrp { 5927efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09 0x06000040>; /* SODIMM 137 */ 5932eba2438SPhilippe Schenker }; 5942eba2438SPhilippe Schenker 5952eba2438SPhilippe Schenker /* USB Host Power Enable */ 5962eba2438SPhilippe Schenker pinctrl_usbh1_reg: usbh1reggrp { 5977efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_USB_SS3_TC0_LSIO_GPIO4_IO03 0x06000040>; /* SODIMM 129 */ 5982eba2438SPhilippe Schenker }; 5992eba2438SPhilippe Schenker 6002eba2438SPhilippe Schenker /* On-module eMMC */ 6012eba2438SPhilippe Schenker pinctrl_usdhc1: usdhc1grp { 6027efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041>, 6037efa409eSPhilippe Schenker <IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD 0x21>, 6047efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0 0x21>, 6057efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1 0x21>, 6067efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2 0x21>, 6077efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3 0x21>, 6087efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4 0x21>, 6097efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5 0x21>, 6107efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6 0x21>, 6117efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7 0x21>, 6127efa409eSPhilippe Schenker <IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE 0x41>, 6137efa409eSPhilippe Schenker <IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B 0x21>; 6142eba2438SPhilippe Schenker }; 6152eba2438SPhilippe Schenker 6162eba2438SPhilippe Schenker pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { 6177efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041>, 6187efa409eSPhilippe Schenker <IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD 0x21>, 6197efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0 0x21>, 6207efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1 0x21>, 6217efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2 0x21>, 6227efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3 0x21>, 6237efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4 0x21>, 6247efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5 0x21>, 6257efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6 0x21>, 6267efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7 0x21>, 6277efa409eSPhilippe Schenker <IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE 0x41>, 6287efa409eSPhilippe Schenker <IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B 0x21>; 6292eba2438SPhilippe Schenker }; 6302eba2438SPhilippe Schenker 6312eba2438SPhilippe Schenker pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { 6327efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041>, 6337efa409eSPhilippe Schenker <IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD 0x21>, 6347efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0 0x21>, 6357efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1 0x21>, 6367efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2 0x21>, 6377efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3 0x21>, 6387efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4 0x21>, 6397efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5 0x21>, 6407efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6 0x21>, 6417efa409eSPhilippe Schenker <IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7 0x21>, 6427efa409eSPhilippe Schenker <IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE 0x41>, 6437efa409eSPhilippe Schenker <IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B 0x21>; 6442eba2438SPhilippe Schenker }; 6452eba2438SPhilippe Schenker 6462eba2438SPhilippe Schenker /* Colibri SD/MMC Card Detect */ 6472eba2438SPhilippe Schenker pinctrl_usdhc2_gpio: usdhc2gpiogrp { 6487efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_DATA0_LSIO_GPIO3_IO09 0x06000021>; /* SODIMM 43 */ 6492eba2438SPhilippe Schenker }; 6502eba2438SPhilippe Schenker 6512eba2438SPhilippe Schenker pinctrl_usdhc2_gpio_sleep: usdhc2gpioslpgrp { 6527efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_QSPI0A_DATA0_LSIO_GPIO3_IO09 0x60>; /* SODIMM 43 */ 6532eba2438SPhilippe Schenker }; 6542eba2438SPhilippe Schenker 6552eba2438SPhilippe Schenker /* Colibri SD/MMC Card */ 6562eba2438SPhilippe Schenker pinctrl_usdhc2: usdhc2grp { 6577efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK 0x06000041>, /* SODIMM 47 */ 6587efa409eSPhilippe Schenker <IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD 0x21>, /* SODIMM 190 */ 6597efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0 0x21>, /* SODIMM 192 */ 6607efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1 0x21>, /* SODIMM 49 */ 6617efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2 0x21>, /* SODIMM 51 */ 6627efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3 0x21>, /* SODIMM 53 */ 6637efa409eSPhilippe Schenker <IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT 0x21>; 6642eba2438SPhilippe Schenker }; 6652eba2438SPhilippe Schenker 6662eba2438SPhilippe Schenker pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { 6677efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK 0x06000041>, /* SODIMM 47 */ 6687efa409eSPhilippe Schenker <IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD 0x21>, /* SODIMM 190 */ 6697efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0 0x21>, /* SODIMM 192 */ 6707efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1 0x21>, /* SODIMM 49 */ 6717efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2 0x21>, /* SODIMM 51 */ 6727efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3 0x21>, /* SODIMM 53 */ 6737efa409eSPhilippe Schenker <IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT 0x21>; 6742eba2438SPhilippe Schenker }; 6752eba2438SPhilippe Schenker 6762eba2438SPhilippe Schenker pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { 6777efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK 0x06000041>, /* SODIMM 47 */ 6787efa409eSPhilippe Schenker <IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD 0x21>, /* SODIMM 190 */ 6797efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0 0x21>, /* SODIMM 192 */ 6807efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1 0x21>, /* SODIMM 49 */ 6817efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2 0x21>, /* SODIMM 51 */ 6827efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3 0x21>, /* SODIMM 53 */ 6837efa409eSPhilippe Schenker <IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT 0x21>; 6842eba2438SPhilippe Schenker }; 6852eba2438SPhilippe Schenker 6862eba2438SPhilippe Schenker pinctrl_usdhc2_sleep: usdhc2slpgrp { 6877efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_USDHC1_CLK_LSIO_GPIO4_IO23 0x60>, /* SODIMM 47 */ 6887efa409eSPhilippe Schenker <IMX8QXP_USDHC1_CMD_LSIO_GPIO4_IO24 0x60>, /* SODIMM 190 */ 6897efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA0_LSIO_GPIO4_IO25 0x60>, /* SODIMM 192 */ 6907efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA1_LSIO_GPIO4_IO26 0x60>, /* SODIMM 49 */ 6917efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA2_LSIO_GPIO4_IO27 0x60>, /* SODIMM 51 */ 6927efa409eSPhilippe Schenker <IMX8QXP_USDHC1_DATA3_LSIO_GPIO4_IO28 0x60>, /* SODIMM 53 */ 6937efa409eSPhilippe Schenker <IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT 0x21>; 6942eba2438SPhilippe Schenker }; 6952eba2438SPhilippe Schenker 6962eba2438SPhilippe Schenker pinctrl_wifi: wifigrp { 6977efa409eSPhilippe Schenker fsl,pins = <IMX8QXP_SCU_BOOT_MODE3_SCU_DSC_RTC_CLOCK_OUTPUT_32K 0x20>; 6982eba2438SPhilippe Schenker }; 6992eba2438SPhilippe Schenker}; 700