1b5f5f525SJoonwoo Park /* 2b5f5f525SJoonwoo Park * Copyright (c) 2016, The Linux Foundation. All rights reserved. 3b5f5f525SJoonwoo Park * 4b5f5f525SJoonwoo Park * This software is licensed under the terms of the GNU General Public 5b5f5f525SJoonwoo Park * License version 2, as published by the Free Software Foundation, and 6b5f5f525SJoonwoo Park * may be copied, distributed, and modified under those terms. 7b5f5f525SJoonwoo Park * 8b5f5f525SJoonwoo Park * This program is distributed in the hope that it will be useful, 9b5f5f525SJoonwoo Park * but WITHOUT ANY WARRANTY; without even the implied warranty of 10b5f5f525SJoonwoo Park * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 11b5f5f525SJoonwoo Park * GNU General Public License for more details. 12b5f5f525SJoonwoo Park */ 13b5f5f525SJoonwoo Park 14b5f5f525SJoonwoo Park #ifndef _DT_BINDINGS_CLK_MSM_GCC_COBALT_H 15b5f5f525SJoonwoo Park #define _DT_BINDINGS_CLK_MSM_GCC_COBALT_H 16b5f5f525SJoonwoo Park 17b5f5f525SJoonwoo Park #define BLSP1_QUP1_I2C_APPS_CLK_SRC 0 18b5f5f525SJoonwoo Park #define BLSP1_QUP1_SPI_APPS_CLK_SRC 1 19b5f5f525SJoonwoo Park #define BLSP1_QUP2_I2C_APPS_CLK_SRC 2 20b5f5f525SJoonwoo Park #define BLSP1_QUP2_SPI_APPS_CLK_SRC 3 21b5f5f525SJoonwoo Park #define BLSP1_QUP3_I2C_APPS_CLK_SRC 4 22b5f5f525SJoonwoo Park #define BLSP1_QUP3_SPI_APPS_CLK_SRC 5 23b5f5f525SJoonwoo Park #define BLSP1_QUP4_I2C_APPS_CLK_SRC 6 24b5f5f525SJoonwoo Park #define BLSP1_QUP4_SPI_APPS_CLK_SRC 7 25b5f5f525SJoonwoo Park #define BLSP1_QUP5_I2C_APPS_CLK_SRC 8 26b5f5f525SJoonwoo Park #define BLSP1_QUP5_SPI_APPS_CLK_SRC 9 27b5f5f525SJoonwoo Park #define BLSP1_QUP6_I2C_APPS_CLK_SRC 10 28b5f5f525SJoonwoo Park #define BLSP1_QUP6_SPI_APPS_CLK_SRC 11 29b5f5f525SJoonwoo Park #define BLSP1_UART1_APPS_CLK_SRC 12 30b5f5f525SJoonwoo Park #define BLSP1_UART2_APPS_CLK_SRC 13 31b5f5f525SJoonwoo Park #define BLSP1_UART3_APPS_CLK_SRC 14 32b5f5f525SJoonwoo Park #define BLSP2_QUP1_I2C_APPS_CLK_SRC 15 33b5f5f525SJoonwoo Park #define BLSP2_QUP1_SPI_APPS_CLK_SRC 16 34b5f5f525SJoonwoo Park #define BLSP2_QUP2_I2C_APPS_CLK_SRC 17 35b5f5f525SJoonwoo Park #define BLSP2_QUP2_SPI_APPS_CLK_SRC 18 36b5f5f525SJoonwoo Park #define BLSP2_QUP3_I2C_APPS_CLK_SRC 19 37b5f5f525SJoonwoo Park #define BLSP2_QUP3_SPI_APPS_CLK_SRC 20 38b5f5f525SJoonwoo Park #define BLSP2_QUP4_I2C_APPS_CLK_SRC 21 39b5f5f525SJoonwoo Park #define BLSP2_QUP4_SPI_APPS_CLK_SRC 22 40b5f5f525SJoonwoo Park #define BLSP2_QUP5_I2C_APPS_CLK_SRC 23 41b5f5f525SJoonwoo Park #define BLSP2_QUP5_SPI_APPS_CLK_SRC 24 42b5f5f525SJoonwoo Park #define BLSP2_QUP6_I2C_APPS_CLK_SRC 25 43b5f5f525SJoonwoo Park #define BLSP2_QUP6_SPI_APPS_CLK_SRC 26 44b5f5f525SJoonwoo Park #define BLSP2_UART1_APPS_CLK_SRC 27 45b5f5f525SJoonwoo Park #define BLSP2_UART2_APPS_CLK_SRC 28 46b5f5f525SJoonwoo Park #define BLSP2_UART3_APPS_CLK_SRC 29 47b5f5f525SJoonwoo Park #define GCC_AGGRE1_NOC_XO_CLK 30 48b5f5f525SJoonwoo Park #define GCC_AGGRE1_UFS_AXI_CLK 31 49b5f5f525SJoonwoo Park #define GCC_AGGRE1_USB3_AXI_CLK 32 50b5f5f525SJoonwoo Park #define GCC_APSS_QDSS_TSCTR_DIV2_CLK 33 51b5f5f525SJoonwoo Park #define GCC_APSS_QDSS_TSCTR_DIV8_CLK 34 52b5f5f525SJoonwoo Park #define GCC_BIMC_HMSS_AXI_CLK 35 53b5f5f525SJoonwoo Park #define GCC_BIMC_MSS_Q6_AXI_CLK 36 54b5f5f525SJoonwoo Park #define GCC_BLSP1_AHB_CLK 37 55b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP1_I2C_APPS_CLK 38 56b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP1_SPI_APPS_CLK 39 57b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP2_I2C_APPS_CLK 40 58b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP2_SPI_APPS_CLK 41 59b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP3_I2C_APPS_CLK 42 60b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP3_SPI_APPS_CLK 43 61b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP4_I2C_APPS_CLK 44 62b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP4_SPI_APPS_CLK 45 63b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP5_I2C_APPS_CLK 46 64b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP5_SPI_APPS_CLK 47 65b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP6_I2C_APPS_CLK 48 66b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP6_SPI_APPS_CLK 49 67b5f5f525SJoonwoo Park #define GCC_BLSP1_SLEEP_CLK 50 68b5f5f525SJoonwoo Park #define GCC_BLSP1_UART1_APPS_CLK 51 69b5f5f525SJoonwoo Park #define GCC_BLSP1_UART2_APPS_CLK 52 70b5f5f525SJoonwoo Park #define GCC_BLSP1_UART3_APPS_CLK 53 71b5f5f525SJoonwoo Park #define GCC_BLSP2_AHB_CLK 54 72b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP1_I2C_APPS_CLK 55 73b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP1_SPI_APPS_CLK 56 74b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP2_I2C_APPS_CLK 57 75b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP2_SPI_APPS_CLK 58 76b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP3_I2C_APPS_CLK 59 77b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP3_SPI_APPS_CLK 60 78b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP4_I2C_APPS_CLK 61 79b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP4_SPI_APPS_CLK 62 80b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP5_I2C_APPS_CLK 63 81b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP5_SPI_APPS_CLK 64 82b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP6_I2C_APPS_CLK 65 83b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP6_SPI_APPS_CLK 66 84b5f5f525SJoonwoo Park #define GCC_BLSP2_SLEEP_CLK 67 85b5f5f525SJoonwoo Park #define GCC_BLSP2_UART1_APPS_CLK 68 86b5f5f525SJoonwoo Park #define GCC_BLSP2_UART2_APPS_CLK 69 87b5f5f525SJoonwoo Park #define GCC_BLSP2_UART3_APPS_CLK 70 88b5f5f525SJoonwoo Park #define GCC_CFG_NOC_USB3_AXI_CLK 71 89b5f5f525SJoonwoo Park #define GCC_GP1_CLK 72 90b5f5f525SJoonwoo Park #define GCC_GP2_CLK 73 91b5f5f525SJoonwoo Park #define GCC_GP3_CLK 74 92b5f5f525SJoonwoo Park #define GCC_GPU_BIMC_GFX_CLK 75 93b5f5f525SJoonwoo Park #define GCC_GPU_BIMC_GFX_SRC_CLK 76 94b5f5f525SJoonwoo Park #define GCC_GPU_CFG_AHB_CLK 77 95b5f5f525SJoonwoo Park #define GCC_GPU_SNOC_DVM_GFX_CLK 78 96b5f5f525SJoonwoo Park #define GCC_HMSS_AHB_CLK 79 97b5f5f525SJoonwoo Park #define GCC_HMSS_AT_CLK 80 98b5f5f525SJoonwoo Park #define GCC_HMSS_DVM_BUS_CLK 81 99b5f5f525SJoonwoo Park #define GCC_HMSS_RBCPR_CLK 82 100b5f5f525SJoonwoo Park #define GCC_HMSS_TRIG_CLK 83 101b5f5f525SJoonwoo Park #define GCC_LPASS_AT_CLK 84 102b5f5f525SJoonwoo Park #define GCC_LPASS_TRIG_CLK 85 103b5f5f525SJoonwoo Park #define GCC_MMSS_NOC_CFG_AHB_CLK 86 104b5f5f525SJoonwoo Park #define GCC_MMSS_QM_AHB_CLK 87 105b5f5f525SJoonwoo Park #define GCC_MMSS_QM_CORE_CLK 88 106b5f5f525SJoonwoo Park #define GCC_MMSS_SYS_NOC_AXI_CLK 89 107b5f5f525SJoonwoo Park #define GCC_MSS_AT_CLK 90 108b5f5f525SJoonwoo Park #define GCC_PCIE_0_AUX_CLK 91 109b5f5f525SJoonwoo Park #define GCC_PCIE_0_CFG_AHB_CLK 92 110b5f5f525SJoonwoo Park #define GCC_PCIE_0_MSTR_AXI_CLK 93 111b5f5f525SJoonwoo Park #define GCC_PCIE_0_PIPE_CLK 94 112b5f5f525SJoonwoo Park #define GCC_PCIE_0_SLV_AXI_CLK 95 113b5f5f525SJoonwoo Park #define GCC_PCIE_PHY_AUX_CLK 96 114b5f5f525SJoonwoo Park #define GCC_PDM2_CLK 97 115b5f5f525SJoonwoo Park #define GCC_PDM_AHB_CLK 98 116b5f5f525SJoonwoo Park #define GCC_PDM_XO4_CLK 99 117b5f5f525SJoonwoo Park #define GCC_PRNG_AHB_CLK 100 118b5f5f525SJoonwoo Park #define GCC_SDCC2_AHB_CLK 101 119b5f5f525SJoonwoo Park #define GCC_SDCC2_APPS_CLK 102 120b5f5f525SJoonwoo Park #define GCC_SDCC4_AHB_CLK 103 121b5f5f525SJoonwoo Park #define GCC_SDCC4_APPS_CLK 104 122b5f5f525SJoonwoo Park #define GCC_TSIF_AHB_CLK 105 123b5f5f525SJoonwoo Park #define GCC_TSIF_INACTIVITY_TIMERS_CLK 106 124b5f5f525SJoonwoo Park #define GCC_TSIF_REF_CLK 107 125b5f5f525SJoonwoo Park #define GCC_UFS_AHB_CLK 108 126b5f5f525SJoonwoo Park #define GCC_UFS_AXI_CLK 109 127b5f5f525SJoonwoo Park #define GCC_UFS_ICE_CORE_CLK 110 128b5f5f525SJoonwoo Park #define GCC_UFS_PHY_AUX_CLK 111 129b5f5f525SJoonwoo Park #define GCC_UFS_RX_SYMBOL_0_CLK 112 130b5f5f525SJoonwoo Park #define GCC_UFS_RX_SYMBOL_1_CLK 113 131b5f5f525SJoonwoo Park #define GCC_UFS_TX_SYMBOL_0_CLK 114 132b5f5f525SJoonwoo Park #define GCC_UFS_UNIPRO_CORE_CLK 115 133b5f5f525SJoonwoo Park #define GCC_USB30_MASTER_CLK 116 134b5f5f525SJoonwoo Park #define GCC_USB30_MOCK_UTMI_CLK 117 135b5f5f525SJoonwoo Park #define GCC_USB30_SLEEP_CLK 118 136b5f5f525SJoonwoo Park #define GCC_USB3_PHY_AUX_CLK 119 137b5f5f525SJoonwoo Park #define GCC_USB3_PHY_PIPE_CLK 120 138b5f5f525SJoonwoo Park #define GCC_USB_PHY_CFG_AHB2PHY_CLK 121 139b5f5f525SJoonwoo Park #define GP1_CLK_SRC 122 140b5f5f525SJoonwoo Park #define GP2_CLK_SRC 123 141b5f5f525SJoonwoo Park #define GP3_CLK_SRC 124 142b5f5f525SJoonwoo Park #define GPLL0 125 143b5f5f525SJoonwoo Park #define GPLL0_OUT_EVEN 126 144b5f5f525SJoonwoo Park #define GPLL0_OUT_MAIN 127 145b5f5f525SJoonwoo Park #define GPLL0_OUT_ODD 128 146b5f5f525SJoonwoo Park #define GPLL0_OUT_TEST 129 147b5f5f525SJoonwoo Park #define GPLL1 130 148b5f5f525SJoonwoo Park #define GPLL1_OUT_EVEN 131 149b5f5f525SJoonwoo Park #define GPLL1_OUT_MAIN 132 150b5f5f525SJoonwoo Park #define GPLL1_OUT_ODD 133 151b5f5f525SJoonwoo Park #define GPLL1_OUT_TEST 134 152b5f5f525SJoonwoo Park #define GPLL2 135 153b5f5f525SJoonwoo Park #define GPLL2_OUT_EVEN 136 154b5f5f525SJoonwoo Park #define GPLL2_OUT_MAIN 137 155b5f5f525SJoonwoo Park #define GPLL2_OUT_ODD 138 156b5f5f525SJoonwoo Park #define GPLL2_OUT_TEST 139 157b5f5f525SJoonwoo Park #define GPLL3 140 158b5f5f525SJoonwoo Park #define GPLL3_OUT_EVEN 141 159b5f5f525SJoonwoo Park #define GPLL3_OUT_MAIN 142 160b5f5f525SJoonwoo Park #define GPLL3_OUT_ODD 143 161b5f5f525SJoonwoo Park #define GPLL3_OUT_TEST 144 162b5f5f525SJoonwoo Park #define GPLL4 145 163b5f5f525SJoonwoo Park #define GPLL4_OUT_EVEN 146 164b5f5f525SJoonwoo Park #define GPLL4_OUT_MAIN 147 165b5f5f525SJoonwoo Park #define GPLL4_OUT_ODD 148 166b5f5f525SJoonwoo Park #define GPLL4_OUT_TEST 149 167b5f5f525SJoonwoo Park #define GPLL6 150 168b5f5f525SJoonwoo Park #define GPLL6_OUT_EVEN 151 169b5f5f525SJoonwoo Park #define GPLL6_OUT_MAIN 152 170b5f5f525SJoonwoo Park #define GPLL6_OUT_ODD 153 171b5f5f525SJoonwoo Park #define GPLL6_OUT_TEST 154 172b5f5f525SJoonwoo Park #define HMSS_AHB_CLK_SRC 155 173b5f5f525SJoonwoo Park #define HMSS_RBCPR_CLK_SRC 156 174b5f5f525SJoonwoo Park #define PCIE_AUX_CLK_SRC 157 175b5f5f525SJoonwoo Park #define PDM2_CLK_SRC 158 176b5f5f525SJoonwoo Park #define SDCC2_APPS_CLK_SRC 159 177b5f5f525SJoonwoo Park #define SDCC4_APPS_CLK_SRC 160 178b5f5f525SJoonwoo Park #define TSIF_REF_CLK_SRC 161 179b5f5f525SJoonwoo Park #define UFS_AXI_CLK_SRC 162 180b5f5f525SJoonwoo Park #define USB30_MASTER_CLK_SRC 163 181b5f5f525SJoonwoo Park #define USB30_MOCK_UTMI_CLK_SRC 164 182b5f5f525SJoonwoo Park #define USB3_PHY_AUX_CLK_SRC 165 18330bc0b98SBjorn Andersson #define GCC_USB3_CLKREF_CLK 166 18430bc0b98SBjorn Andersson #define GCC_HDMI_CLKREF_CLK 167 18530bc0b98SBjorn Andersson #define GCC_UFS_CLKREF_CLK 168 18630bc0b98SBjorn Andersson #define GCC_PCIE_CLKREF_CLK 169 18730bc0b98SBjorn Andersson #define GCC_RX1_USB2_CLKREF_CLK 170 188b5f5f525SJoonwoo Park 189b5f5f525SJoonwoo Park #define PCIE_0_GDSC 0 190b5f5f525SJoonwoo Park #define UFS_GDSC 1 191b5f5f525SJoonwoo Park #define USB_30_GDSC 2 192b5f5f525SJoonwoo Park 193b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP1_BCR 0 194b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP2_BCR 1 195b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP3_BCR 2 196b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP4_BCR 3 197b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP5_BCR 4 198b5f5f525SJoonwoo Park #define GCC_BLSP1_QUP6_BCR 5 199b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP1_BCR 6 200b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP2_BCR 7 201b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP3_BCR 8 202b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP4_BCR 9 203b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP5_BCR 10 204b5f5f525SJoonwoo Park #define GCC_BLSP2_QUP6_BCR 11 205b5f5f525SJoonwoo Park #define GCC_PCIE_0_BCR 12 206b5f5f525SJoonwoo Park #define GCC_PDM_BCR 13 207b5f5f525SJoonwoo Park #define GCC_SDCC2_BCR 14 208b5f5f525SJoonwoo Park #define GCC_SDCC4_BCR 15 209b5f5f525SJoonwoo Park #define GCC_TSIF_BCR 16 210b5f5f525SJoonwoo Park #define GCC_UFS_BCR 17 211b5f5f525SJoonwoo Park #define GCC_USB_30_BCR 18 212c0cb7c7eSJeffrey Hugo #define GCC_SYSTEM_NOC_BCR 19 213c0cb7c7eSJeffrey Hugo #define GCC_CONFIG_NOC_BCR 20 214c0cb7c7eSJeffrey Hugo #define GCC_AHB2PHY_EAST_BCR 21 215c0cb7c7eSJeffrey Hugo #define GCC_IMEM_BCR 22 216c0cb7c7eSJeffrey Hugo #define GCC_PIMEM_BCR 23 217c0cb7c7eSJeffrey Hugo #define GCC_MMSS_BCR 24 218c0cb7c7eSJeffrey Hugo #define GCC_QDSS_BCR 25 219c0cb7c7eSJeffrey Hugo #define GCC_WCSS_BCR 26 220c0cb7c7eSJeffrey Hugo #define GCC_BLSP1_BCR 27 221c0cb7c7eSJeffrey Hugo #define GCC_BLSP1_UART1_BCR 28 222c0cb7c7eSJeffrey Hugo #define GCC_BLSP1_UART2_BCR 29 223c0cb7c7eSJeffrey Hugo #define GCC_BLSP1_UART3_BCR 30 224c0cb7c7eSJeffrey Hugo #define GCC_CM_PHY_REFGEN1_BCR 31 225c0cb7c7eSJeffrey Hugo #define GCC_CM_PHY_REFGEN2_BCR 32 226c0cb7c7eSJeffrey Hugo #define GCC_BLSP2_BCR 33 227c0cb7c7eSJeffrey Hugo #define GCC_BLSP2_UART1_BCR 34 228c0cb7c7eSJeffrey Hugo #define GCC_BLSP2_UART2_BCR 35 229c0cb7c7eSJeffrey Hugo #define GCC_BLSP2_UART3_BCR 36 230c0cb7c7eSJeffrey Hugo #define GCC_SRAM_SENSOR_BCR 37 231c0cb7c7eSJeffrey Hugo #define GCC_PRNG_BCR 38 232c0cb7c7eSJeffrey Hugo #define GCC_TSIF_0_RESET 39 233c0cb7c7eSJeffrey Hugo #define GCC_TSIF_1_RESET 40 234c0cb7c7eSJeffrey Hugo #define GCC_TCSR_BCR 41 235c0cb7c7eSJeffrey Hugo #define GCC_BOOT_ROM_BCR 42 236c0cb7c7eSJeffrey Hugo #define GCC_MSG_RAM_BCR 43 237c0cb7c7eSJeffrey Hugo #define GCC_TLMM_BCR 44 238c0cb7c7eSJeffrey Hugo #define GCC_MPM_BCR 45 239c0cb7c7eSJeffrey Hugo #define GCC_SEC_CTRL_BCR 46 240c0cb7c7eSJeffrey Hugo #define GCC_SPMI_BCR 47 241c0cb7c7eSJeffrey Hugo #define GCC_SPDM_BCR 48 242c0cb7c7eSJeffrey Hugo #define GCC_CE1_BCR 49 243c0cb7c7eSJeffrey Hugo #define GCC_BIMC_BCR 50 244c0cb7c7eSJeffrey Hugo #define GCC_SNOC_BUS_TIMEOUT0_BCR 51 245c0cb7c7eSJeffrey Hugo #define GCC_SNOC_BUS_TIMEOUT1_BCR 52 246c0cb7c7eSJeffrey Hugo #define GCC_SNOC_BUS_TIMEOUT3_BCR 53 247c0cb7c7eSJeffrey Hugo #define GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR 54 248c0cb7c7eSJeffrey Hugo #define GCC_PNOC_BUS_TIMEOUT0_BCR 55 249c0cb7c7eSJeffrey Hugo #define GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR 56 250c0cb7c7eSJeffrey Hugo #define GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR 57 251c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT0_BCR 58 252c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT1_BCR 59 253c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT2_BCR 60 254c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT3_BCR 61 255c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT4_BCR 62 256c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT5_BCR 63 257c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT6_BCR 64 258c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT7_BCR 65 259c0cb7c7eSJeffrey Hugo #define GCC_APB2JTAG_BCR 66 260c0cb7c7eSJeffrey Hugo #define GCC_RBCPR_CX_BCR 67 261c0cb7c7eSJeffrey Hugo #define GCC_RBCPR_MX_BCR 68 262c0cb7c7eSJeffrey Hugo #define GCC_USB3_PHY_BCR 69 263c0cb7c7eSJeffrey Hugo #define GCC_USB3PHY_PHY_BCR 70 264c0cb7c7eSJeffrey Hugo #define GCC_USB3_DP_PHY_BCR 71 265c0cb7c7eSJeffrey Hugo #define GCC_SSC_BCR 72 266c0cb7c7eSJeffrey Hugo #define GCC_SSC_RESET 73 267c0cb7c7eSJeffrey Hugo #define GCC_USB_PHY_CFG_AHB2PHY_BCR 74 268c0cb7c7eSJeffrey Hugo #define GCC_PCIE_0_LINK_DOWN_BCR 75 269c0cb7c7eSJeffrey Hugo #define GCC_PCIE_0_PHY_BCR 76 270c0cb7c7eSJeffrey Hugo #define GCC_PCIE_0_NOCSR_COM_PHY_BCR 77 271c0cb7c7eSJeffrey Hugo #define GCC_PCIE_PHY_BCR 78 272c0cb7c7eSJeffrey Hugo #define GCC_PCIE_PHY_NOCSR_COM_PHY_BCR 79 273c0cb7c7eSJeffrey Hugo #define GCC_PCIE_PHY_CFG_AHB_BCR 80 274c0cb7c7eSJeffrey Hugo #define GCC_PCIE_PHY_COM_BCR 81 275c0cb7c7eSJeffrey Hugo #define GCC_GPU_BCR 82 276c0cb7c7eSJeffrey Hugo #define GCC_SPSS_BCR 83 277c0cb7c7eSJeffrey Hugo #define GCC_OBT_ODT_BCR 84 278c0cb7c7eSJeffrey Hugo #define GCC_VS_BCR 85 279c0cb7c7eSJeffrey Hugo #define GCC_MSS_VS_RESET 86 280c0cb7c7eSJeffrey Hugo #define GCC_GPU_VS_RESET 87 281c0cb7c7eSJeffrey Hugo #define GCC_APC0_VS_RESET 88 282c0cb7c7eSJeffrey Hugo #define GCC_APC1_VS_RESET 89 283c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT8_BCR 90 284c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT9_BCR 91 285c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT10_BCR 92 286c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT11_BCR 93 287c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT12_BCR 94 288c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT13_BCR 95 289c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT14_BCR 96 290c0cb7c7eSJeffrey Hugo #define GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR 97 291c0cb7c7eSJeffrey Hugo #define GCC_AGGRE1_NOC_BCR 98 292c0cb7c7eSJeffrey Hugo #define GCC_AGGRE2_NOC_BCR 99 293c0cb7c7eSJeffrey Hugo #define GCC_DCC_BCR 100 294c0cb7c7eSJeffrey Hugo #define GCC_QREFS_VBG_CAL_BCR 101 295c0cb7c7eSJeffrey Hugo #define GCC_IPA_BCR 102 296c0cb7c7eSJeffrey Hugo #define GCC_GLM_BCR 103 297c0cb7c7eSJeffrey Hugo #define GCC_SKL_BCR 104 298c0cb7c7eSJeffrey Hugo #define GCC_MSMPU_BCR 105 299a1697abaSJeffrey Hugo #define GCC_QUSB2PHY_PRIM_BCR 106 300a1697abaSJeffrey Hugo #define GCC_QUSB2PHY_SEC_BCR 107 301b5f5f525SJoonwoo Park 302b5f5f525SJoonwoo Park #endif 303