1 /* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ 2 /* 3 * Copyright(C) 2019 4 * Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com> 5 */ 6 7 #ifndef __DT_BINDINGS_CLOCK_IMXRT1050_H 8 #define __DT_BINDINGS_CLOCK_IMXRT1050_H 9 10 #define IMXRT1050_CLK_DUMMY 0 11 #define IMXRT1050_CLK_CKIL 1 12 #define IMXRT1050_CLK_CKIH 2 13 #define IMXRT1050_CLK_OSC 3 14 #define IMXRT1050_CLK_PLL2_PFD0_352M 4 15 #define IMXRT1050_CLK_PLL2_PFD1_594M 5 16 #define IMXRT1050_CLK_PLL2_PFD2_396M 6 17 #define IMXRT1050_CLK_PLL3_PFD0_720M 7 18 #define IMXRT1050_CLK_PLL3_PFD1_664_62M 8 19 #define IMXRT1050_CLK_PLL3_PFD2_508_24M 9 20 #define IMXRT1050_CLK_PLL3_PFD3_454_74M 10 21 #define IMXRT1050_CLK_PLL2_198M 11 22 #define IMXRT1050_CLK_PLL3_120M 12 23 #define IMXRT1050_CLK_PLL3_80M 13 24 #define IMXRT1050_CLK_PLL3_60M 14 25 #define IMXRT1050_CLK_PLL1_BYPASS 15 26 #define IMXRT1050_CLK_PLL2_BYPASS 16 27 #define IMXRT1050_CLK_PLL3_BYPASS 17 28 #define IMXRT1050_CLK_PLL5_BYPASS 19 29 #define IMXRT1050_CLK_PLL1_REF_SEL 20 30 #define IMXRT1050_CLK_PLL2_REF_SEL 21 31 #define IMXRT1050_CLK_PLL3_REF_SEL 22 32 #define IMXRT1050_CLK_PLL5_REF_SEL 23 33 #define IMXRT1050_CLK_PRE_PERIPH_SEL 24 34 #define IMXRT1050_CLK_PERIPH_SEL 25 35 #define IMXRT1050_CLK_SEMC_ALT_SEL 26 36 #define IMXRT1050_CLK_SEMC_SEL 27 37 #define IMXRT1050_CLK_USDHC1_SEL 28 38 #define IMXRT1050_CLK_USDHC2_SEL 29 39 #define IMXRT1050_CLK_LPUART_SEL 30 40 #define IMXRT1050_CLK_LCDIF_SEL 31 41 #define IMXRT1050_CLK_VIDEO_POST_DIV_SEL 32 42 #define IMXRT1050_CLK_VIDEO_DIV 33 43 #define IMXRT1050_CLK_ARM_PODF 34 44 #define IMXRT1050_CLK_LPUART_PODF 35 45 #define IMXRT1050_CLK_USDHC1_PODF 36 46 #define IMXRT1050_CLK_USDHC2_PODF 37 47 #define IMXRT1050_CLK_SEMC_PODF 38 48 #define IMXRT1050_CLK_AHB_PODF 39 49 #define IMXRT1050_CLK_LCDIF_PRED 40 50 #define IMXRT1050_CLK_LCDIF_PODF 41 51 #define IMXRT1050_CLK_USDHC1 42 52 #define IMXRT1050_CLK_USDHC2 43 53 #define IMXRT1050_CLK_LPUART1 44 54 #define IMXRT1050_CLK_SEMC 45 55 #define IMXRT1050_CLK_LCDIF_APB 46 56 #define IMXRT1050_CLK_PLL1_ARM 47 57 #define IMXRT1050_CLK_PLL2_SYS 48 58 #define IMXRT1050_CLK_PLL3_USB_OTG 49 59 #define IMXRT1050_CLK_PLL4_AUDIO 50 60 #define IMXRT1050_CLK_PLL5_VIDEO 51 61 #define IMXRT1050_CLK_PLL6_ENET 52 62 #define IMXRT1050_CLK_PLL7_USB_HOST 53 63 #define IMXRT1050_CLK_LCDIF_PIX 54 64 #define IMXRT1050_CLK_USBOH3 55 65 #define IMXRT1050_CLK_IPG_PDOF 56 66 #define IMXRT1050_CLK_PER_CLK_SEL 57 67 #define IMXRT1050_CLK_PER_PDOF 58 68 #define IMXRT1050_CLK_DMA 59 69 #define IMXRT1050_CLK_DMA_MUX 60 70 #define IMXRT1050_CLK_END 61 71 72 #endif /* __DT_BINDINGS_CLOCK_IMXRT1050_H */ 73