1c80dfd9bSPan Wen /*
2c80dfd9bSPan Wen  * Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
3c80dfd9bSPan Wen  *
4c80dfd9bSPan Wen  * This program is free software; you can redistribute it and/or modify
5c80dfd9bSPan Wen  * it under the terms of the GNU General Public License as published by
6c80dfd9bSPan Wen  * the Free Software Foundation; either version 2 of the License, or
7c80dfd9bSPan Wen  * (at your option) any later version.
8c80dfd9bSPan Wen  *
9c80dfd9bSPan Wen  * This program is distributed in the hope that it will be useful,
10c80dfd9bSPan Wen  * but WITHOUT ANY WARRANTY; without even the implied warranty of
11c80dfd9bSPan Wen  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12c80dfd9bSPan Wen  * GNU General Public License for more details.
13c80dfd9bSPan Wen  *
14c80dfd9bSPan Wen  * You should have received a copy of the GNU General Public License
15c80dfd9bSPan Wen  * along with this program. If not, see <http://www.gnu.org/licenses/>.
16c80dfd9bSPan Wen  */
17c80dfd9bSPan Wen 
18c80dfd9bSPan Wen #ifndef __DTS_HI3516CV300_CLOCK_H
19c80dfd9bSPan Wen #define __DTS_HI3516CV300_CLOCK_H
20c80dfd9bSPan Wen 
21c80dfd9bSPan Wen /* hi3516CV300 core CRG */
22c80dfd9bSPan Wen #define HI3516CV300_APB_CLK		0
23c80dfd9bSPan Wen #define HI3516CV300_UART0_CLK		1
24c80dfd9bSPan Wen #define HI3516CV300_UART1_CLK		2
25c80dfd9bSPan Wen #define HI3516CV300_UART2_CLK		3
26c80dfd9bSPan Wen #define HI3516CV300_SPI0_CLK		4
27c80dfd9bSPan Wen #define HI3516CV300_SPI1_CLK		5
28c80dfd9bSPan Wen #define HI3516CV300_FMC_CLK		6
29c80dfd9bSPan Wen #define HI3516CV300_MMC0_CLK		7
30c80dfd9bSPan Wen #define HI3516CV300_MMC1_CLK		8
31c80dfd9bSPan Wen #define HI3516CV300_MMC2_CLK		9
32c80dfd9bSPan Wen #define HI3516CV300_MMC3_CLK		10
33c80dfd9bSPan Wen #define HI3516CV300_ETH_CLK		11
34c80dfd9bSPan Wen #define HI3516CV300_ETH_MACIF_CLK	12
35c80dfd9bSPan Wen #define HI3516CV300_DMAC_CLK		13
36c80dfd9bSPan Wen #define HI3516CV300_PWM_CLK		14
37c80dfd9bSPan Wen #define HI3516CV300_USB2_BUS_CLK	15
38c80dfd9bSPan Wen #define HI3516CV300_USB2_OHCI48M_CLK	16
39c80dfd9bSPan Wen #define HI3516CV300_USB2_OHCI12M_CLK	17
40c80dfd9bSPan Wen #define HI3516CV300_USB2_OTG_UTMI_CLK	18
41c80dfd9bSPan Wen #define HI3516CV300_USB2_HST_PHY_CLK	19
42c80dfd9bSPan Wen #define HI3516CV300_USB2_UTMI0_CLK	20
43c80dfd9bSPan Wen #define HI3516CV300_USB2_PHY_CLK	21
44c80dfd9bSPan Wen 
45c80dfd9bSPan Wen /* hi3516CV300 sysctrl CRG */
46c80dfd9bSPan Wen #define HI3516CV300_WDT_CLK		1
47c80dfd9bSPan Wen 
48c80dfd9bSPan Wen #endif	/* __DTS_HI3516CV300_CLOCK_H */
49