1 /* 2 * linux/drivers/video/pxafb.c 3 * 4 * Copyright (C) 1999 Eric A. Thomas. 5 * Copyright (C) 2004 Jean-Frederic Clere. 6 * Copyright (C) 2004 Ian Campbell. 7 * Copyright (C) 2004 Jeff Lackey. 8 * Based on sa1100fb.c Copyright (C) 1999 Eric A. Thomas 9 * which in turn is 10 * Based on acornfb.c Copyright (C) Russell King. 11 * 12 * This file is subject to the terms and conditions of the GNU General Public 13 * License. See the file COPYING in the main directory of this archive for 14 * more details. 15 * 16 * Intel PXA250/210 LCD Controller Frame Buffer Driver 17 * 18 * Please direct your questions and comments on this driver to the following 19 * email address: 20 * 21 * linux-arm-kernel@lists.arm.linux.org.uk 22 * 23 * Add support for overlay1 and overlay2 based on pxafb_overlay.c: 24 * 25 * Copyright (C) 2004, Intel Corporation 26 * 27 * 2003/08/27: <yu.tang@intel.com> 28 * 2004/03/10: <stanley.cai@intel.com> 29 * 2004/10/28: <yan.yin@intel.com> 30 * 31 * Copyright (C) 2006-2008 Marvell International Ltd. 32 * All Rights Reserved 33 */ 34 35 #include <linux/module.h> 36 #include <linux/moduleparam.h> 37 #include <linux/kernel.h> 38 #include <linux/sched.h> 39 #include <linux/errno.h> 40 #include <linux/string.h> 41 #include <linux/interrupt.h> 42 #include <linux/slab.h> 43 #include <linux/mm.h> 44 #include <linux/fb.h> 45 #include <linux/delay.h> 46 #include <linux/init.h> 47 #include <linux/ioport.h> 48 #include <linux/cpufreq.h> 49 #include <linux/platform_device.h> 50 #include <linux/dma-mapping.h> 51 #include <linux/clk.h> 52 #include <linux/err.h> 53 #include <linux/completion.h> 54 #include <linux/mutex.h> 55 #include <linux/kthread.h> 56 #include <linux/freezer.h> 57 #include <linux/console.h> 58 #include <linux/of_graph.h> 59 #include <linux/regulator/consumer.h> 60 #include <linux/soc/pxa/cpu.h> 61 #include <video/of_display_timing.h> 62 #include <video/videomode.h> 63 64 #include <asm/io.h> 65 #include <asm/irq.h> 66 #include <asm/div64.h> 67 #include <linux/platform_data/video-pxafb.h> 68 69 /* 70 * Complain if VAR is out of range. 71 */ 72 #define DEBUG_VAR 1 73 74 #include "pxafb.h" 75 #include "pxa3xx-regs.h" 76 77 /* Bits which should not be set in machine configuration structures */ 78 #define LCCR0_INVALID_CONFIG_MASK (LCCR0_OUM | LCCR0_BM | LCCR0_QDM |\ 79 LCCR0_DIS | LCCR0_EFM | LCCR0_IUM |\ 80 LCCR0_SFM | LCCR0_LDM | LCCR0_ENB) 81 82 #define LCCR3_INVALID_CONFIG_MASK (LCCR3_HSP | LCCR3_VSP |\ 83 LCCR3_PCD | LCCR3_BPP(0xf)) 84 85 static int pxafb_activate_var(struct fb_var_screeninfo *var, 86 struct pxafb_info *); 87 static void set_ctrlr_state(struct pxafb_info *fbi, u_int state); 88 static void setup_base_frame(struct pxafb_info *fbi, 89 struct fb_var_screeninfo *var, int branch); 90 static int setup_frame_dma(struct pxafb_info *fbi, int dma, int pal, 91 unsigned long offset, size_t size); 92 93 static unsigned long video_mem_size = 0; 94 95 static inline unsigned long 96 lcd_readl(struct pxafb_info *fbi, unsigned int off) 97 { 98 return __raw_readl(fbi->mmio_base + off); 99 } 100 101 static inline void 102 lcd_writel(struct pxafb_info *fbi, unsigned int off, unsigned long val) 103 { 104 __raw_writel(val, fbi->mmio_base + off); 105 } 106 107 static inline void pxafb_schedule_work(struct pxafb_info *fbi, u_int state) 108 { 109 unsigned long flags; 110 111 local_irq_save(flags); 112 /* 113 * We need to handle two requests being made at the same time. 114 * There are two important cases: 115 * 1. When we are changing VT (C_REENABLE) while unblanking 116 * (C_ENABLE) We must perform the unblanking, which will 117 * do our REENABLE for us. 118 * 2. When we are blanking, but immediately unblank before 119 * we have blanked. We do the "REENABLE" thing here as 120 * well, just to be sure. 121 */ 122 if (fbi->task_state == C_ENABLE && state == C_REENABLE) 123 state = (u_int) -1; 124 if (fbi->task_state == C_DISABLE && state == C_ENABLE) 125 state = C_REENABLE; 126 127 if (state != (u_int)-1) { 128 fbi->task_state = state; 129 schedule_work(&fbi->task); 130 } 131 local_irq_restore(flags); 132 } 133 134 static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf) 135 { 136 chan &= 0xffff; 137 chan >>= 16 - bf->length; 138 return chan << bf->offset; 139 } 140 141 static int 142 pxafb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue, 143 u_int trans, struct fb_info *info) 144 { 145 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 146 u_int val; 147 148 if (regno >= fbi->palette_size) 149 return 1; 150 151 if (fbi->fb.var.grayscale) { 152 fbi->palette_cpu[regno] = ((blue >> 8) & 0x00ff); 153 return 0; 154 } 155 156 switch (fbi->lccr4 & LCCR4_PAL_FOR_MASK) { 157 case LCCR4_PAL_FOR_0: 158 val = ((red >> 0) & 0xf800); 159 val |= ((green >> 5) & 0x07e0); 160 val |= ((blue >> 11) & 0x001f); 161 fbi->palette_cpu[regno] = val; 162 break; 163 case LCCR4_PAL_FOR_1: 164 val = ((red << 8) & 0x00f80000); 165 val |= ((green >> 0) & 0x0000fc00); 166 val |= ((blue >> 8) & 0x000000f8); 167 ((u32 *)(fbi->palette_cpu))[regno] = val; 168 break; 169 case LCCR4_PAL_FOR_2: 170 val = ((red << 8) & 0x00fc0000); 171 val |= ((green >> 0) & 0x0000fc00); 172 val |= ((blue >> 8) & 0x000000fc); 173 ((u32 *)(fbi->palette_cpu))[regno] = val; 174 break; 175 case LCCR4_PAL_FOR_3: 176 val = ((red << 8) & 0x00ff0000); 177 val |= ((green >> 0) & 0x0000ff00); 178 val |= ((blue >> 8) & 0x000000ff); 179 ((u32 *)(fbi->palette_cpu))[regno] = val; 180 break; 181 } 182 183 return 0; 184 } 185 186 static int 187 pxafb_setcolreg(u_int regno, u_int red, u_int green, u_int blue, 188 u_int trans, struct fb_info *info) 189 { 190 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 191 unsigned int val; 192 int ret = 1; 193 194 /* 195 * If inverse mode was selected, invert all the colours 196 * rather than the register number. The register number 197 * is what you poke into the framebuffer to produce the 198 * colour you requested. 199 */ 200 if (fbi->cmap_inverse) { 201 red = 0xffff - red; 202 green = 0xffff - green; 203 blue = 0xffff - blue; 204 } 205 206 /* 207 * If greyscale is true, then we convert the RGB value 208 * to greyscale no matter what visual we are using. 209 */ 210 if (fbi->fb.var.grayscale) 211 red = green = blue = (19595 * red + 38470 * green + 212 7471 * blue) >> 16; 213 214 switch (fbi->fb.fix.visual) { 215 case FB_VISUAL_TRUECOLOR: 216 /* 217 * 16-bit True Colour. We encode the RGB value 218 * according to the RGB bitfield information. 219 */ 220 if (regno < 16) { 221 u32 *pal = fbi->fb.pseudo_palette; 222 223 val = chan_to_field(red, &fbi->fb.var.red); 224 val |= chan_to_field(green, &fbi->fb.var.green); 225 val |= chan_to_field(blue, &fbi->fb.var.blue); 226 227 pal[regno] = val; 228 ret = 0; 229 } 230 break; 231 232 case FB_VISUAL_STATIC_PSEUDOCOLOR: 233 case FB_VISUAL_PSEUDOCOLOR: 234 ret = pxafb_setpalettereg(regno, red, green, blue, trans, info); 235 break; 236 } 237 238 return ret; 239 } 240 241 /* calculate pixel depth, transparency bit included, >=16bpp formats _only_ */ 242 static inline int var_to_depth(struct fb_var_screeninfo *var) 243 { 244 return var->red.length + var->green.length + 245 var->blue.length + var->transp.length; 246 } 247 248 /* calculate 4-bit BPP value for LCCR3 and OVLxC1 */ 249 static int pxafb_var_to_bpp(struct fb_var_screeninfo *var) 250 { 251 int bpp = -EINVAL; 252 253 switch (var->bits_per_pixel) { 254 case 1: bpp = 0; break; 255 case 2: bpp = 1; break; 256 case 4: bpp = 2; break; 257 case 8: bpp = 3; break; 258 case 16: bpp = 4; break; 259 case 24: 260 switch (var_to_depth(var)) { 261 case 18: bpp = 6; break; /* 18-bits/pixel packed */ 262 case 19: bpp = 8; break; /* 19-bits/pixel packed */ 263 case 24: bpp = 9; break; 264 } 265 break; 266 case 32: 267 switch (var_to_depth(var)) { 268 case 18: bpp = 5; break; /* 18-bits/pixel unpacked */ 269 case 19: bpp = 7; break; /* 19-bits/pixel unpacked */ 270 case 25: bpp = 10; break; 271 } 272 break; 273 } 274 return bpp; 275 } 276 277 /* 278 * pxafb_var_to_lccr3(): 279 * Convert a bits per pixel value to the correct bit pattern for LCCR3 280 * 281 * NOTE: for PXA27x with overlays support, the LCCR3_PDFOR_x bits have an 282 * implication of the acutal use of transparency bit, which we handle it 283 * here separatedly. See PXA27x Developer's Manual, Section <<7.4.6 Pixel 284 * Formats>> for the valid combination of PDFOR, PAL_FOR for various BPP. 285 * 286 * Transparency for palette pixel formats is not supported at the moment. 287 */ 288 static uint32_t pxafb_var_to_lccr3(struct fb_var_screeninfo *var) 289 { 290 int bpp = pxafb_var_to_bpp(var); 291 uint32_t lccr3; 292 293 if (bpp < 0) 294 return 0; 295 296 lccr3 = LCCR3_BPP(bpp); 297 298 switch (var_to_depth(var)) { 299 case 16: lccr3 |= var->transp.length ? LCCR3_PDFOR_3 : 0; break; 300 case 18: lccr3 |= LCCR3_PDFOR_3; break; 301 case 24: lccr3 |= var->transp.length ? LCCR3_PDFOR_2 : LCCR3_PDFOR_3; 302 break; 303 case 19: 304 case 25: lccr3 |= LCCR3_PDFOR_0; break; 305 } 306 return lccr3; 307 } 308 309 #define SET_PIXFMT(v, r, g, b, t) \ 310 ({ \ 311 (v)->transp.offset = (t) ? (r) + (g) + (b) : 0; \ 312 (v)->transp.length = (t) ? (t) : 0; \ 313 (v)->blue.length = (b); (v)->blue.offset = 0; \ 314 (v)->green.length = (g); (v)->green.offset = (b); \ 315 (v)->red.length = (r); (v)->red.offset = (b) + (g); \ 316 }) 317 318 /* set the RGBT bitfields of fb_var_screeninf according to 319 * var->bits_per_pixel and given depth 320 */ 321 static void pxafb_set_pixfmt(struct fb_var_screeninfo *var, int depth) 322 { 323 if (depth == 0) 324 depth = var->bits_per_pixel; 325 326 if (var->bits_per_pixel < 16) { 327 /* indexed pixel formats */ 328 var->red.offset = 0; var->red.length = 8; 329 var->green.offset = 0; var->green.length = 8; 330 var->blue.offset = 0; var->blue.length = 8; 331 var->transp.offset = 0; var->transp.length = 8; 332 } 333 334 switch (depth) { 335 case 16: var->transp.length ? 336 SET_PIXFMT(var, 5, 5, 5, 1) : /* RGBT555 */ 337 SET_PIXFMT(var, 5, 6, 5, 0); break; /* RGB565 */ 338 case 18: SET_PIXFMT(var, 6, 6, 6, 0); break; /* RGB666 */ 339 case 19: SET_PIXFMT(var, 6, 6, 6, 1); break; /* RGBT666 */ 340 case 24: var->transp.length ? 341 SET_PIXFMT(var, 8, 8, 7, 1) : /* RGBT887 */ 342 SET_PIXFMT(var, 8, 8, 8, 0); break; /* RGB888 */ 343 case 25: SET_PIXFMT(var, 8, 8, 8, 1); break; /* RGBT888 */ 344 } 345 } 346 347 #ifdef CONFIG_CPU_FREQ 348 /* 349 * pxafb_display_dma_period() 350 * Calculate the minimum period (in picoseconds) between two DMA 351 * requests for the LCD controller. If we hit this, it means we're 352 * doing nothing but LCD DMA. 353 */ 354 static unsigned int pxafb_display_dma_period(struct fb_var_screeninfo *var) 355 { 356 /* 357 * Period = pixclock * bits_per_byte * bytes_per_transfer 358 * / memory_bits_per_pixel; 359 */ 360 return var->pixclock * 8 * 16 / var->bits_per_pixel; 361 } 362 #endif 363 364 /* 365 * Select the smallest mode that allows the desired resolution to be 366 * displayed. If desired parameters can be rounded up. 367 */ 368 static struct pxafb_mode_info *pxafb_getmode(struct pxafb_mach_info *mach, 369 struct fb_var_screeninfo *var) 370 { 371 struct pxafb_mode_info *mode = NULL; 372 struct pxafb_mode_info *modelist = mach->modes; 373 unsigned int best_x = 0xffffffff, best_y = 0xffffffff; 374 unsigned int i; 375 376 for (i = 0; i < mach->num_modes; i++) { 377 if (modelist[i].xres >= var->xres && 378 modelist[i].yres >= var->yres && 379 modelist[i].xres < best_x && 380 modelist[i].yres < best_y && 381 modelist[i].bpp >= var->bits_per_pixel) { 382 best_x = modelist[i].xres; 383 best_y = modelist[i].yres; 384 mode = &modelist[i]; 385 } 386 } 387 388 return mode; 389 } 390 391 static void pxafb_setmode(struct fb_var_screeninfo *var, 392 struct pxafb_mode_info *mode) 393 { 394 var->xres = mode->xres; 395 var->yres = mode->yres; 396 var->bits_per_pixel = mode->bpp; 397 var->pixclock = mode->pixclock; 398 var->hsync_len = mode->hsync_len; 399 var->left_margin = mode->left_margin; 400 var->right_margin = mode->right_margin; 401 var->vsync_len = mode->vsync_len; 402 var->upper_margin = mode->upper_margin; 403 var->lower_margin = mode->lower_margin; 404 var->sync = mode->sync; 405 var->grayscale = mode->cmap_greyscale; 406 var->transp.length = mode->transparency; 407 408 /* set the initial RGBA bitfields */ 409 pxafb_set_pixfmt(var, mode->depth); 410 } 411 412 static int pxafb_adjust_timing(struct pxafb_info *fbi, 413 struct fb_var_screeninfo *var) 414 { 415 int line_length; 416 417 var->xres = max_t(int, var->xres, MIN_XRES); 418 var->yres = max_t(int, var->yres, MIN_YRES); 419 420 if (!(fbi->lccr0 & LCCR0_LCDT)) { 421 clamp_val(var->hsync_len, 1, 64); 422 clamp_val(var->vsync_len, 1, 64); 423 clamp_val(var->left_margin, 1, 255); 424 clamp_val(var->right_margin, 1, 255); 425 clamp_val(var->upper_margin, 1, 255); 426 clamp_val(var->lower_margin, 1, 255); 427 } 428 429 /* make sure each line is aligned on word boundary */ 430 line_length = var->xres * var->bits_per_pixel / 8; 431 line_length = ALIGN(line_length, 4); 432 var->xres = line_length * 8 / var->bits_per_pixel; 433 434 /* we don't support xpan, force xres_virtual to be equal to xres */ 435 var->xres_virtual = var->xres; 436 437 if (var->accel_flags & FB_ACCELF_TEXT) 438 var->yres_virtual = fbi->fb.fix.smem_len / line_length; 439 else 440 var->yres_virtual = max(var->yres_virtual, var->yres); 441 442 /* check for limits */ 443 if (var->xres > MAX_XRES || var->yres > MAX_YRES) 444 return -EINVAL; 445 446 if (var->yres > var->yres_virtual) 447 return -EINVAL; 448 449 return 0; 450 } 451 452 /* 453 * pxafb_check_var(): 454 * Get the video params out of 'var'. If a value doesn't fit, round it up, 455 * if it's too big, return -EINVAL. 456 * 457 * Round up in the following order: bits_per_pixel, xres, 458 * yres, xres_virtual, yres_virtual, xoffset, yoffset, grayscale, 459 * bitfields, horizontal timing, vertical timing. 460 */ 461 static int pxafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info) 462 { 463 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 464 struct pxafb_mach_info *inf = fbi->inf; 465 int err; 466 467 if (inf->fixed_modes) { 468 struct pxafb_mode_info *mode; 469 470 mode = pxafb_getmode(inf, var); 471 if (!mode) 472 return -EINVAL; 473 pxafb_setmode(var, mode); 474 } 475 476 /* do a test conversion to BPP fields to check the color formats */ 477 err = pxafb_var_to_bpp(var); 478 if (err < 0) 479 return err; 480 481 pxafb_set_pixfmt(var, var_to_depth(var)); 482 483 err = pxafb_adjust_timing(fbi, var); 484 if (err) 485 return err; 486 487 #ifdef CONFIG_CPU_FREQ 488 pr_debug("pxafb: dma period = %d ps\n", 489 pxafb_display_dma_period(var)); 490 #endif 491 492 return 0; 493 } 494 495 /* 496 * pxafb_set_par(): 497 * Set the user defined part of the display for the specified console 498 */ 499 static int pxafb_set_par(struct fb_info *info) 500 { 501 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 502 struct fb_var_screeninfo *var = &info->var; 503 504 if (var->bits_per_pixel >= 16) 505 fbi->fb.fix.visual = FB_VISUAL_TRUECOLOR; 506 else if (!fbi->cmap_static) 507 fbi->fb.fix.visual = FB_VISUAL_PSEUDOCOLOR; 508 else { 509 /* 510 * Some people have weird ideas about wanting static 511 * pseudocolor maps. I suspect their user space 512 * applications are broken. 513 */ 514 fbi->fb.fix.visual = FB_VISUAL_STATIC_PSEUDOCOLOR; 515 } 516 517 fbi->fb.fix.line_length = var->xres_virtual * 518 var->bits_per_pixel / 8; 519 if (var->bits_per_pixel >= 16) 520 fbi->palette_size = 0; 521 else 522 fbi->palette_size = var->bits_per_pixel == 1 ? 523 4 : 1 << var->bits_per_pixel; 524 525 fbi->palette_cpu = (u16 *)&fbi->dma_buff->palette[0]; 526 527 if (fbi->fb.var.bits_per_pixel >= 16) 528 fb_dealloc_cmap(&fbi->fb.cmap); 529 else 530 fb_alloc_cmap(&fbi->fb.cmap, 1<<fbi->fb.var.bits_per_pixel, 0); 531 532 pxafb_activate_var(var, fbi); 533 534 return 0; 535 } 536 537 static int pxafb_pan_display(struct fb_var_screeninfo *var, 538 struct fb_info *info) 539 { 540 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 541 struct fb_var_screeninfo newvar; 542 int dma = DMA_MAX + DMA_BASE; 543 544 if (fbi->state != C_ENABLE) 545 return 0; 546 547 /* Only take .xoffset, .yoffset and .vmode & FB_VMODE_YWRAP from what 548 * was passed in and copy the rest from the old screeninfo. 549 */ 550 memcpy(&newvar, &fbi->fb.var, sizeof(newvar)); 551 newvar.xoffset = var->xoffset; 552 newvar.yoffset = var->yoffset; 553 newvar.vmode &= ~FB_VMODE_YWRAP; 554 newvar.vmode |= var->vmode & FB_VMODE_YWRAP; 555 556 setup_base_frame(fbi, &newvar, 1); 557 558 if (fbi->lccr0 & LCCR0_SDS) 559 lcd_writel(fbi, FBR1, fbi->fdadr[dma + 1] | 0x1); 560 561 lcd_writel(fbi, FBR0, fbi->fdadr[dma] | 0x1); 562 return 0; 563 } 564 565 /* 566 * pxafb_blank(): 567 * Blank the display by setting all palette values to zero. Note, the 568 * 16 bpp mode does not really use the palette, so this will not 569 * blank the display in all modes. 570 */ 571 static int pxafb_blank(int blank, struct fb_info *info) 572 { 573 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 574 int i; 575 576 switch (blank) { 577 case FB_BLANK_POWERDOWN: 578 case FB_BLANK_VSYNC_SUSPEND: 579 case FB_BLANK_HSYNC_SUSPEND: 580 case FB_BLANK_NORMAL: 581 if (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR || 582 fbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR) 583 for (i = 0; i < fbi->palette_size; i++) 584 pxafb_setpalettereg(i, 0, 0, 0, 0, info); 585 586 pxafb_schedule_work(fbi, C_DISABLE); 587 /* TODO if (pxafb_blank_helper) pxafb_blank_helper(blank); */ 588 break; 589 590 case FB_BLANK_UNBLANK: 591 /* TODO if (pxafb_blank_helper) pxafb_blank_helper(blank); */ 592 if (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR || 593 fbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR) 594 fb_set_cmap(&fbi->fb.cmap, info); 595 pxafb_schedule_work(fbi, C_ENABLE); 596 } 597 return 0; 598 } 599 600 static const struct fb_ops pxafb_ops = { 601 .owner = THIS_MODULE, 602 .fb_check_var = pxafb_check_var, 603 .fb_set_par = pxafb_set_par, 604 .fb_pan_display = pxafb_pan_display, 605 .fb_setcolreg = pxafb_setcolreg, 606 .fb_fillrect = cfb_fillrect, 607 .fb_copyarea = cfb_copyarea, 608 .fb_imageblit = cfb_imageblit, 609 .fb_blank = pxafb_blank, 610 }; 611 612 #ifdef CONFIG_FB_PXA_OVERLAY 613 static void overlay1fb_setup(struct pxafb_layer *ofb) 614 { 615 int size = ofb->fb.fix.line_length * ofb->fb.var.yres_virtual; 616 unsigned long start = ofb->video_mem_phys; 617 setup_frame_dma(ofb->fbi, DMA_OV1, PAL_NONE, start, size); 618 } 619 620 /* Depending on the enable status of overlay1/2, the DMA should be 621 * updated from FDADRx (when disabled) or FBRx (when enabled). 622 */ 623 static void overlay1fb_enable(struct pxafb_layer *ofb) 624 { 625 int enabled = lcd_readl(ofb->fbi, OVL1C1) & OVLxC1_OEN; 626 uint32_t fdadr1 = ofb->fbi->fdadr[DMA_OV1] | (enabled ? 0x1 : 0); 627 628 lcd_writel(ofb->fbi, enabled ? FBR1 : FDADR1, fdadr1); 629 lcd_writel(ofb->fbi, OVL1C2, ofb->control[1]); 630 lcd_writel(ofb->fbi, OVL1C1, ofb->control[0] | OVLxC1_OEN); 631 } 632 633 static void overlay1fb_disable(struct pxafb_layer *ofb) 634 { 635 uint32_t lccr5; 636 637 if (!(lcd_readl(ofb->fbi, OVL1C1) & OVLxC1_OEN)) 638 return; 639 640 lccr5 = lcd_readl(ofb->fbi, LCCR5); 641 642 lcd_writel(ofb->fbi, OVL1C1, ofb->control[0] & ~OVLxC1_OEN); 643 644 lcd_writel(ofb->fbi, LCSR1, LCSR1_BS(1)); 645 lcd_writel(ofb->fbi, LCCR5, lccr5 & ~LCSR1_BS(1)); 646 lcd_writel(ofb->fbi, FBR1, ofb->fbi->fdadr[DMA_OV1] | 0x3); 647 648 if (wait_for_completion_timeout(&ofb->branch_done, 1 * HZ) == 0) 649 pr_warn("%s: timeout disabling overlay1\n", __func__); 650 651 lcd_writel(ofb->fbi, LCCR5, lccr5); 652 } 653 654 static void overlay2fb_setup(struct pxafb_layer *ofb) 655 { 656 int size, div = 1, pfor = NONSTD_TO_PFOR(ofb->fb.var.nonstd); 657 unsigned long start[3] = { ofb->video_mem_phys, 0, 0 }; 658 659 if (pfor == OVERLAY_FORMAT_RGB || pfor == OVERLAY_FORMAT_YUV444_PACKED) { 660 size = ofb->fb.fix.line_length * ofb->fb.var.yres_virtual; 661 setup_frame_dma(ofb->fbi, DMA_OV2_Y, -1, start[0], size); 662 } else { 663 size = ofb->fb.var.xres_virtual * ofb->fb.var.yres_virtual; 664 switch (pfor) { 665 case OVERLAY_FORMAT_YUV444_PLANAR: div = 1; break; 666 case OVERLAY_FORMAT_YUV422_PLANAR: div = 2; break; 667 case OVERLAY_FORMAT_YUV420_PLANAR: div = 4; break; 668 } 669 start[1] = start[0] + size; 670 start[2] = start[1] + size / div; 671 setup_frame_dma(ofb->fbi, DMA_OV2_Y, -1, start[0], size); 672 setup_frame_dma(ofb->fbi, DMA_OV2_Cb, -1, start[1], size / div); 673 setup_frame_dma(ofb->fbi, DMA_OV2_Cr, -1, start[2], size / div); 674 } 675 } 676 677 static void overlay2fb_enable(struct pxafb_layer *ofb) 678 { 679 int pfor = NONSTD_TO_PFOR(ofb->fb.var.nonstd); 680 int enabled = lcd_readl(ofb->fbi, OVL2C1) & OVLxC1_OEN; 681 uint32_t fdadr2 = ofb->fbi->fdadr[DMA_OV2_Y] | (enabled ? 0x1 : 0); 682 uint32_t fdadr3 = ofb->fbi->fdadr[DMA_OV2_Cb] | (enabled ? 0x1 : 0); 683 uint32_t fdadr4 = ofb->fbi->fdadr[DMA_OV2_Cr] | (enabled ? 0x1 : 0); 684 685 if (pfor == OVERLAY_FORMAT_RGB || pfor == OVERLAY_FORMAT_YUV444_PACKED) 686 lcd_writel(ofb->fbi, enabled ? FBR2 : FDADR2, fdadr2); 687 else { 688 lcd_writel(ofb->fbi, enabled ? FBR2 : FDADR2, fdadr2); 689 lcd_writel(ofb->fbi, enabled ? FBR3 : FDADR3, fdadr3); 690 lcd_writel(ofb->fbi, enabled ? FBR4 : FDADR4, fdadr4); 691 } 692 lcd_writel(ofb->fbi, OVL2C2, ofb->control[1]); 693 lcd_writel(ofb->fbi, OVL2C1, ofb->control[0] | OVLxC1_OEN); 694 } 695 696 static void overlay2fb_disable(struct pxafb_layer *ofb) 697 { 698 uint32_t lccr5; 699 700 if (!(lcd_readl(ofb->fbi, OVL2C1) & OVLxC1_OEN)) 701 return; 702 703 lccr5 = lcd_readl(ofb->fbi, LCCR5); 704 705 lcd_writel(ofb->fbi, OVL2C1, ofb->control[0] & ~OVLxC1_OEN); 706 707 lcd_writel(ofb->fbi, LCSR1, LCSR1_BS(2)); 708 lcd_writel(ofb->fbi, LCCR5, lccr5 & ~LCSR1_BS(2)); 709 lcd_writel(ofb->fbi, FBR2, ofb->fbi->fdadr[DMA_OV2_Y] | 0x3); 710 lcd_writel(ofb->fbi, FBR3, ofb->fbi->fdadr[DMA_OV2_Cb] | 0x3); 711 lcd_writel(ofb->fbi, FBR4, ofb->fbi->fdadr[DMA_OV2_Cr] | 0x3); 712 713 if (wait_for_completion_timeout(&ofb->branch_done, 1 * HZ) == 0) 714 pr_warn("%s: timeout disabling overlay2\n", __func__); 715 } 716 717 static struct pxafb_layer_ops ofb_ops[] = { 718 [0] = { 719 .enable = overlay1fb_enable, 720 .disable = overlay1fb_disable, 721 .setup = overlay1fb_setup, 722 }, 723 [1] = { 724 .enable = overlay2fb_enable, 725 .disable = overlay2fb_disable, 726 .setup = overlay2fb_setup, 727 }, 728 }; 729 730 static int overlayfb_open(struct fb_info *info, int user) 731 { 732 struct pxafb_layer *ofb = container_of(info, struct pxafb_layer, fb); 733 734 /* no support for framebuffer console on overlay */ 735 if (user == 0) 736 return -ENODEV; 737 738 if (ofb->usage++ == 0) { 739 /* unblank the base framebuffer */ 740 console_lock(); 741 fb_blank(&ofb->fbi->fb, FB_BLANK_UNBLANK); 742 console_unlock(); 743 } 744 745 return 0; 746 } 747 748 static int overlayfb_release(struct fb_info *info, int user) 749 { 750 struct pxafb_layer *ofb = container_of(info, struct pxafb_layer, fb); 751 752 if (ofb->usage == 1) { 753 ofb->ops->disable(ofb); 754 ofb->fb.var.height = -1; 755 ofb->fb.var.width = -1; 756 ofb->fb.var.xres = ofb->fb.var.xres_virtual = 0; 757 ofb->fb.var.yres = ofb->fb.var.yres_virtual = 0; 758 759 ofb->usage--; 760 } 761 return 0; 762 } 763 764 static int overlayfb_check_var(struct fb_var_screeninfo *var, 765 struct fb_info *info) 766 { 767 struct pxafb_layer *ofb = container_of(info, struct pxafb_layer, fb); 768 struct fb_var_screeninfo *base_var = &ofb->fbi->fb.var; 769 int xpos, ypos, pfor, bpp; 770 771 xpos = NONSTD_TO_XPOS(var->nonstd); 772 ypos = NONSTD_TO_YPOS(var->nonstd); 773 pfor = NONSTD_TO_PFOR(var->nonstd); 774 775 bpp = pxafb_var_to_bpp(var); 776 if (bpp < 0) 777 return -EINVAL; 778 779 /* no support for YUV format on overlay1 */ 780 if (ofb->id == OVERLAY1 && pfor != 0) 781 return -EINVAL; 782 783 /* for YUV packed formats, bpp = 'minimum bpp of YUV components' */ 784 switch (pfor) { 785 case OVERLAY_FORMAT_RGB: 786 bpp = pxafb_var_to_bpp(var); 787 if (bpp < 0) 788 return -EINVAL; 789 790 pxafb_set_pixfmt(var, var_to_depth(var)); 791 break; 792 case OVERLAY_FORMAT_YUV444_PACKED: bpp = 24; break; 793 case OVERLAY_FORMAT_YUV444_PLANAR: bpp = 8; break; 794 case OVERLAY_FORMAT_YUV422_PLANAR: bpp = 4; break; 795 case OVERLAY_FORMAT_YUV420_PLANAR: bpp = 2; break; 796 default: 797 return -EINVAL; 798 } 799 800 /* each line must start at a 32-bit word boundary */ 801 if ((xpos * bpp) % 32) 802 return -EINVAL; 803 804 /* xres must align on 32-bit word boundary */ 805 var->xres = roundup(var->xres * bpp, 32) / bpp; 806 807 if ((xpos + var->xres > base_var->xres) || 808 (ypos + var->yres > base_var->yres)) 809 return -EINVAL; 810 811 var->xres_virtual = var->xres; 812 var->yres_virtual = max(var->yres, var->yres_virtual); 813 return 0; 814 } 815 816 static int overlayfb_check_video_memory(struct pxafb_layer *ofb) 817 { 818 struct fb_var_screeninfo *var = &ofb->fb.var; 819 int pfor = NONSTD_TO_PFOR(var->nonstd); 820 int size, bpp = 0; 821 822 switch (pfor) { 823 case OVERLAY_FORMAT_RGB: bpp = var->bits_per_pixel; break; 824 case OVERLAY_FORMAT_YUV444_PACKED: bpp = 24; break; 825 case OVERLAY_FORMAT_YUV444_PLANAR: bpp = 24; break; 826 case OVERLAY_FORMAT_YUV422_PLANAR: bpp = 16; break; 827 case OVERLAY_FORMAT_YUV420_PLANAR: bpp = 12; break; 828 } 829 830 ofb->fb.fix.line_length = var->xres_virtual * bpp / 8; 831 832 size = PAGE_ALIGN(ofb->fb.fix.line_length * var->yres_virtual); 833 834 if (ofb->video_mem) { 835 if (ofb->video_mem_size >= size) 836 return 0; 837 } 838 return -EINVAL; 839 } 840 841 static int overlayfb_set_par(struct fb_info *info) 842 { 843 struct pxafb_layer *ofb = container_of(info, struct pxafb_layer, fb); 844 struct fb_var_screeninfo *var = &info->var; 845 int xpos, ypos, pfor, bpp, ret; 846 847 ret = overlayfb_check_video_memory(ofb); 848 if (ret) 849 return ret; 850 851 bpp = pxafb_var_to_bpp(var); 852 xpos = NONSTD_TO_XPOS(var->nonstd); 853 ypos = NONSTD_TO_YPOS(var->nonstd); 854 pfor = NONSTD_TO_PFOR(var->nonstd); 855 856 ofb->control[0] = OVLxC1_PPL(var->xres) | OVLxC1_LPO(var->yres) | 857 OVLxC1_BPP(bpp); 858 ofb->control[1] = OVLxC2_XPOS(xpos) | OVLxC2_YPOS(ypos); 859 860 if (ofb->id == OVERLAY2) 861 ofb->control[1] |= OVL2C2_PFOR(pfor); 862 863 ofb->ops->setup(ofb); 864 ofb->ops->enable(ofb); 865 return 0; 866 } 867 868 static const struct fb_ops overlay_fb_ops = { 869 .owner = THIS_MODULE, 870 .fb_open = overlayfb_open, 871 .fb_release = overlayfb_release, 872 .fb_check_var = overlayfb_check_var, 873 .fb_set_par = overlayfb_set_par, 874 }; 875 876 static void init_pxafb_overlay(struct pxafb_info *fbi, struct pxafb_layer *ofb, 877 int id) 878 { 879 sprintf(ofb->fb.fix.id, "overlay%d", id + 1); 880 881 ofb->fb.fix.type = FB_TYPE_PACKED_PIXELS; 882 ofb->fb.fix.xpanstep = 0; 883 ofb->fb.fix.ypanstep = 1; 884 885 ofb->fb.var.activate = FB_ACTIVATE_NOW; 886 ofb->fb.var.height = -1; 887 ofb->fb.var.width = -1; 888 ofb->fb.var.vmode = FB_VMODE_NONINTERLACED; 889 890 ofb->fb.fbops = &overlay_fb_ops; 891 ofb->fb.node = -1; 892 ofb->fb.pseudo_palette = NULL; 893 894 ofb->id = id; 895 ofb->ops = &ofb_ops[id]; 896 ofb->usage = 0; 897 ofb->fbi = fbi; 898 init_completion(&ofb->branch_done); 899 } 900 901 static inline int pxafb_overlay_supported(void) 902 { 903 if (cpu_is_pxa27x() || cpu_is_pxa3xx()) 904 return 1; 905 906 return 0; 907 } 908 909 static int pxafb_overlay_map_video_memory(struct pxafb_info *pxafb, 910 struct pxafb_layer *ofb) 911 { 912 /* We assume that user will use at most video_mem_size for overlay fb, 913 * anyway, it's useless to use 16bpp main plane and 24bpp overlay 914 */ 915 ofb->video_mem = alloc_pages_exact(PAGE_ALIGN(pxafb->video_mem_size), 916 GFP_KERNEL | __GFP_ZERO); 917 if (ofb->video_mem == NULL) 918 return -ENOMEM; 919 920 ofb->video_mem_phys = virt_to_phys(ofb->video_mem); 921 ofb->video_mem_size = PAGE_ALIGN(pxafb->video_mem_size); 922 923 mutex_lock(&ofb->fb.mm_lock); 924 ofb->fb.fix.smem_start = ofb->video_mem_phys; 925 ofb->fb.fix.smem_len = pxafb->video_mem_size; 926 mutex_unlock(&ofb->fb.mm_lock); 927 928 ofb->fb.screen_base = ofb->video_mem; 929 930 return 0; 931 } 932 933 static void pxafb_overlay_init(struct pxafb_info *fbi) 934 { 935 int i, ret; 936 937 if (!pxafb_overlay_supported()) 938 return; 939 940 for (i = 0; i < 2; i++) { 941 struct pxafb_layer *ofb = &fbi->overlay[i]; 942 init_pxafb_overlay(fbi, ofb, i); 943 ret = register_framebuffer(&ofb->fb); 944 if (ret) { 945 dev_err(fbi->dev, "failed to register overlay %d\n", i); 946 continue; 947 } 948 ret = pxafb_overlay_map_video_memory(fbi, ofb); 949 if (ret) { 950 dev_err(fbi->dev, 951 "failed to map video memory for overlay %d\n", 952 i); 953 unregister_framebuffer(&ofb->fb); 954 continue; 955 } 956 ofb->registered = 1; 957 } 958 959 /* mask all IU/BS/EOF/SOF interrupts */ 960 lcd_writel(fbi, LCCR5, ~0); 961 962 pr_info("PXA Overlay driver loaded successfully!\n"); 963 } 964 965 static void pxafb_overlay_exit(struct pxafb_info *fbi) 966 { 967 int i; 968 969 if (!pxafb_overlay_supported()) 970 return; 971 972 for (i = 0; i < 2; i++) { 973 struct pxafb_layer *ofb = &fbi->overlay[i]; 974 if (ofb->registered) { 975 if (ofb->video_mem) 976 free_pages_exact(ofb->video_mem, 977 ofb->video_mem_size); 978 unregister_framebuffer(&ofb->fb); 979 } 980 } 981 } 982 #else 983 static inline void pxafb_overlay_init(struct pxafb_info *fbi) {} 984 static inline void pxafb_overlay_exit(struct pxafb_info *fbi) {} 985 #endif /* CONFIG_FB_PXA_OVERLAY */ 986 987 /* 988 * Calculate the PCD value from the clock rate (in picoseconds). 989 * We take account of the PPCR clock setting. 990 * From PXA Developer's Manual: 991 * 992 * PixelClock = LCLK 993 * ------------- 994 * 2 ( PCD + 1 ) 995 * 996 * PCD = LCLK 997 * ------------- - 1 998 * 2(PixelClock) 999 * 1000 * Where: 1001 * LCLK = LCD/Memory Clock 1002 * PCD = LCCR3[7:0] 1003 * 1004 * PixelClock here is in Hz while the pixclock argument given is the 1005 * period in picoseconds. Hence PixelClock = 1 / ( pixclock * 10^-12 ) 1006 * 1007 * The function get_lclk_frequency_10khz returns LCLK in units of 1008 * 10khz. Calling the result of this function lclk gives us the 1009 * following 1010 * 1011 * PCD = (lclk * 10^4 ) * ( pixclock * 10^-12 ) 1012 * -------------------------------------- - 1 1013 * 2 1014 * 1015 * Factoring the 10^4 and 10^-12 out gives 10^-8 == 1 / 100000000 as used below. 1016 */ 1017 static inline unsigned int get_pcd(struct pxafb_info *fbi, 1018 unsigned int pixclock) 1019 { 1020 unsigned long long pcd; 1021 1022 /* FIXME: Need to take into account Double Pixel Clock mode 1023 * (DPC) bit? or perhaps set it based on the various clock 1024 * speeds */ 1025 pcd = (unsigned long long)(clk_get_rate(fbi->clk) / 10000); 1026 pcd *= pixclock; 1027 do_div(pcd, 100000000 * 2); 1028 /* no need for this, since we should subtract 1 anyway. they cancel */ 1029 /* pcd += 1; */ /* make up for integer math truncations */ 1030 return (unsigned int)pcd; 1031 } 1032 1033 /* 1034 * Some touchscreens need hsync information from the video driver to 1035 * function correctly. We export it here. Note that 'hsync_time' and 1036 * the value returned from pxafb_get_hsync_time() is the *reciprocal* 1037 * of the hsync period in seconds. 1038 */ 1039 static inline void set_hsync_time(struct pxafb_info *fbi, unsigned int pcd) 1040 { 1041 unsigned long htime; 1042 1043 if ((pcd == 0) || (fbi->fb.var.hsync_len == 0)) { 1044 fbi->hsync_time = 0; 1045 return; 1046 } 1047 1048 htime = clk_get_rate(fbi->clk) / (pcd * fbi->fb.var.hsync_len); 1049 1050 fbi->hsync_time = htime; 1051 } 1052 1053 unsigned long pxafb_get_hsync_time(struct device *dev) 1054 { 1055 struct pxafb_info *fbi = dev_get_drvdata(dev); 1056 1057 /* If display is blanked/suspended, hsync isn't active */ 1058 if (!fbi || (fbi->state != C_ENABLE)) 1059 return 0; 1060 1061 return fbi->hsync_time; 1062 } 1063 EXPORT_SYMBOL(pxafb_get_hsync_time); 1064 1065 static int setup_frame_dma(struct pxafb_info *fbi, int dma, int pal, 1066 unsigned long start, size_t size) 1067 { 1068 struct pxafb_dma_descriptor *dma_desc, *pal_desc; 1069 unsigned int dma_desc_off, pal_desc_off; 1070 1071 if (dma < 0 || dma >= DMA_MAX * 2) 1072 return -EINVAL; 1073 1074 dma_desc = &fbi->dma_buff->dma_desc[dma]; 1075 dma_desc_off = offsetof(struct pxafb_dma_buff, dma_desc[dma]); 1076 1077 dma_desc->fsadr = start; 1078 dma_desc->fidr = 0; 1079 dma_desc->ldcmd = size; 1080 1081 if (pal < 0 || pal >= PAL_MAX * 2) { 1082 dma_desc->fdadr = fbi->dma_buff_phys + dma_desc_off; 1083 fbi->fdadr[dma] = fbi->dma_buff_phys + dma_desc_off; 1084 } else { 1085 pal_desc = &fbi->dma_buff->pal_desc[pal]; 1086 pal_desc_off = offsetof(struct pxafb_dma_buff, pal_desc[pal]); 1087 1088 pal_desc->fsadr = fbi->dma_buff_phys + pal * PALETTE_SIZE; 1089 pal_desc->fidr = 0; 1090 1091 if ((fbi->lccr4 & LCCR4_PAL_FOR_MASK) == LCCR4_PAL_FOR_0) 1092 pal_desc->ldcmd = fbi->palette_size * sizeof(u16); 1093 else 1094 pal_desc->ldcmd = fbi->palette_size * sizeof(u32); 1095 1096 pal_desc->ldcmd |= LDCMD_PAL; 1097 1098 /* flip back and forth between palette and frame buffer */ 1099 pal_desc->fdadr = fbi->dma_buff_phys + dma_desc_off; 1100 dma_desc->fdadr = fbi->dma_buff_phys + pal_desc_off; 1101 fbi->fdadr[dma] = fbi->dma_buff_phys + dma_desc_off; 1102 } 1103 1104 return 0; 1105 } 1106 1107 static void setup_base_frame(struct pxafb_info *fbi, 1108 struct fb_var_screeninfo *var, 1109 int branch) 1110 { 1111 struct fb_fix_screeninfo *fix = &fbi->fb.fix; 1112 int nbytes, dma, pal, bpp = var->bits_per_pixel; 1113 unsigned long offset; 1114 1115 dma = DMA_BASE + (branch ? DMA_MAX : 0); 1116 pal = (bpp >= 16) ? PAL_NONE : PAL_BASE + (branch ? PAL_MAX : 0); 1117 1118 nbytes = fix->line_length * var->yres; 1119 offset = fix->line_length * var->yoffset + fbi->video_mem_phys; 1120 1121 if (fbi->lccr0 & LCCR0_SDS) { 1122 nbytes = nbytes / 2; 1123 setup_frame_dma(fbi, dma + 1, PAL_NONE, offset + nbytes, nbytes); 1124 } 1125 1126 setup_frame_dma(fbi, dma, pal, offset, nbytes); 1127 } 1128 1129 #ifdef CONFIG_FB_PXA_SMARTPANEL 1130 static int setup_smart_dma(struct pxafb_info *fbi) 1131 { 1132 struct pxafb_dma_descriptor *dma_desc; 1133 unsigned long dma_desc_off, cmd_buff_off; 1134 1135 dma_desc = &fbi->dma_buff->dma_desc[DMA_CMD]; 1136 dma_desc_off = offsetof(struct pxafb_dma_buff, dma_desc[DMA_CMD]); 1137 cmd_buff_off = offsetof(struct pxafb_dma_buff, cmd_buff); 1138 1139 dma_desc->fdadr = fbi->dma_buff_phys + dma_desc_off; 1140 dma_desc->fsadr = fbi->dma_buff_phys + cmd_buff_off; 1141 dma_desc->fidr = 0; 1142 dma_desc->ldcmd = fbi->n_smart_cmds * sizeof(uint16_t); 1143 1144 fbi->fdadr[DMA_CMD] = dma_desc->fdadr; 1145 return 0; 1146 } 1147 1148 int pxafb_smart_flush(struct fb_info *info) 1149 { 1150 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 1151 uint32_t prsr; 1152 int ret = 0; 1153 1154 /* disable controller until all registers are set up */ 1155 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); 1156 1157 /* 1. make it an even number of commands to align on 32-bit boundary 1158 * 2. add the interrupt command to the end of the chain so we can 1159 * keep track of the end of the transfer 1160 */ 1161 1162 while (fbi->n_smart_cmds & 1) 1163 fbi->smart_cmds[fbi->n_smart_cmds++] = SMART_CMD_NOOP; 1164 1165 fbi->smart_cmds[fbi->n_smart_cmds++] = SMART_CMD_INTERRUPT; 1166 fbi->smart_cmds[fbi->n_smart_cmds++] = SMART_CMD_WAIT_FOR_VSYNC; 1167 setup_smart_dma(fbi); 1168 1169 /* continue to execute next command */ 1170 prsr = lcd_readl(fbi, PRSR) | PRSR_ST_OK | PRSR_CON_NT; 1171 lcd_writel(fbi, PRSR, prsr); 1172 1173 /* stop the processor in case it executed "wait for sync" cmd */ 1174 lcd_writel(fbi, CMDCR, 0x0001); 1175 1176 /* don't send interrupts for fifo underruns on channel 6 */ 1177 lcd_writel(fbi, LCCR5, LCCR5_IUM(6)); 1178 1179 lcd_writel(fbi, LCCR1, fbi->reg_lccr1); 1180 lcd_writel(fbi, LCCR2, fbi->reg_lccr2); 1181 lcd_writel(fbi, LCCR3, fbi->reg_lccr3); 1182 lcd_writel(fbi, LCCR4, fbi->reg_lccr4); 1183 lcd_writel(fbi, FDADR0, fbi->fdadr[0]); 1184 lcd_writel(fbi, FDADR6, fbi->fdadr[6]); 1185 1186 /* begin sending */ 1187 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 | LCCR0_ENB); 1188 1189 if (wait_for_completion_timeout(&fbi->command_done, HZ/2) == 0) { 1190 pr_warn("%s: timeout waiting for command done\n", __func__); 1191 ret = -ETIMEDOUT; 1192 } 1193 1194 /* quick disable */ 1195 prsr = lcd_readl(fbi, PRSR) & ~(PRSR_ST_OK | PRSR_CON_NT); 1196 lcd_writel(fbi, PRSR, prsr); 1197 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); 1198 lcd_writel(fbi, FDADR6, 0); 1199 fbi->n_smart_cmds = 0; 1200 return ret; 1201 } 1202 1203 int pxafb_smart_queue(struct fb_info *info, uint16_t *cmds, int n_cmds) 1204 { 1205 int i; 1206 struct pxafb_info *fbi = container_of(info, struct pxafb_info, fb); 1207 1208 for (i = 0; i < n_cmds; i++, cmds++) { 1209 /* if it is a software delay, flush and delay */ 1210 if ((*cmds & 0xff00) == SMART_CMD_DELAY) { 1211 pxafb_smart_flush(info); 1212 mdelay(*cmds & 0xff); 1213 continue; 1214 } 1215 1216 /* leave 2 commands for INTERRUPT and WAIT_FOR_SYNC */ 1217 if (fbi->n_smart_cmds == CMD_BUFF_SIZE - 8) 1218 pxafb_smart_flush(info); 1219 1220 fbi->smart_cmds[fbi->n_smart_cmds++] = *cmds; 1221 } 1222 1223 return 0; 1224 } 1225 1226 static unsigned int __smart_timing(unsigned time_ns, unsigned long lcd_clk) 1227 { 1228 unsigned int t = (time_ns * (lcd_clk / 1000000) / 1000); 1229 return (t == 0) ? 1 : t; 1230 } 1231 1232 static void setup_smart_timing(struct pxafb_info *fbi, 1233 struct fb_var_screeninfo *var) 1234 { 1235 struct pxafb_mach_info *inf = fbi->inf; 1236 struct pxafb_mode_info *mode = &inf->modes[0]; 1237 unsigned long lclk = clk_get_rate(fbi->clk); 1238 unsigned t1, t2, t3, t4; 1239 1240 t1 = max(mode->a0csrd_set_hld, mode->a0cswr_set_hld); 1241 t2 = max(mode->rd_pulse_width, mode->wr_pulse_width); 1242 t3 = mode->op_hold_time; 1243 t4 = mode->cmd_inh_time; 1244 1245 fbi->reg_lccr1 = 1246 LCCR1_DisWdth(var->xres) | 1247 LCCR1_BegLnDel(__smart_timing(t1, lclk)) | 1248 LCCR1_EndLnDel(__smart_timing(t2, lclk)) | 1249 LCCR1_HorSnchWdth(__smart_timing(t3, lclk)); 1250 1251 fbi->reg_lccr2 = LCCR2_DisHght(var->yres); 1252 fbi->reg_lccr3 = fbi->lccr3 | LCCR3_PixClkDiv(__smart_timing(t4, lclk)); 1253 fbi->reg_lccr3 |= (var->sync & FB_SYNC_HOR_HIGH_ACT) ? LCCR3_HSP : 0; 1254 fbi->reg_lccr3 |= (var->sync & FB_SYNC_VERT_HIGH_ACT) ? LCCR3_VSP : 0; 1255 1256 /* FIXME: make this configurable */ 1257 fbi->reg_cmdcr = 1; 1258 } 1259 1260 static int pxafb_smart_thread(void *arg) 1261 { 1262 struct pxafb_info *fbi = arg; 1263 struct pxafb_mach_info *inf = fbi->inf; 1264 1265 if (!inf->smart_update) { 1266 pr_err("%s: not properly initialized, thread terminated\n", 1267 __func__); 1268 return -EINVAL; 1269 } 1270 1271 pr_debug("%s(): task starting\n", __func__); 1272 1273 set_freezable(); 1274 while (!kthread_should_stop()) { 1275 1276 if (try_to_freeze()) 1277 continue; 1278 1279 mutex_lock(&fbi->ctrlr_lock); 1280 1281 if (fbi->state == C_ENABLE) { 1282 inf->smart_update(&fbi->fb); 1283 complete(&fbi->refresh_done); 1284 } 1285 1286 mutex_unlock(&fbi->ctrlr_lock); 1287 1288 set_current_state(TASK_INTERRUPTIBLE); 1289 schedule_timeout(msecs_to_jiffies(30)); 1290 } 1291 1292 pr_debug("%s(): task ending\n", __func__); 1293 return 0; 1294 } 1295 1296 static int pxafb_smart_init(struct pxafb_info *fbi) 1297 { 1298 if (!(fbi->lccr0 & LCCR0_LCDT)) 1299 return 0; 1300 1301 fbi->smart_cmds = (uint16_t *) fbi->dma_buff->cmd_buff; 1302 fbi->n_smart_cmds = 0; 1303 1304 init_completion(&fbi->command_done); 1305 init_completion(&fbi->refresh_done); 1306 1307 fbi->smart_thread = kthread_run(pxafb_smart_thread, fbi, 1308 "lcd_refresh"); 1309 if (IS_ERR(fbi->smart_thread)) { 1310 pr_err("%s: unable to create kernel thread\n", __func__); 1311 return PTR_ERR(fbi->smart_thread); 1312 } 1313 1314 return 0; 1315 } 1316 #else 1317 static inline int pxafb_smart_init(struct pxafb_info *fbi) { return 0; } 1318 #endif /* CONFIG_FB_PXA_SMARTPANEL */ 1319 1320 static void setup_parallel_timing(struct pxafb_info *fbi, 1321 struct fb_var_screeninfo *var) 1322 { 1323 unsigned int lines_per_panel, pcd = get_pcd(fbi, var->pixclock); 1324 1325 fbi->reg_lccr1 = 1326 LCCR1_DisWdth(var->xres) + 1327 LCCR1_HorSnchWdth(var->hsync_len) + 1328 LCCR1_BegLnDel(var->left_margin) + 1329 LCCR1_EndLnDel(var->right_margin); 1330 1331 /* 1332 * If we have a dual scan LCD, we need to halve 1333 * the YRES parameter. 1334 */ 1335 lines_per_panel = var->yres; 1336 if ((fbi->lccr0 & LCCR0_SDS) == LCCR0_Dual) 1337 lines_per_panel /= 2; 1338 1339 fbi->reg_lccr2 = 1340 LCCR2_DisHght(lines_per_panel) + 1341 LCCR2_VrtSnchWdth(var->vsync_len) + 1342 LCCR2_BegFrmDel(var->upper_margin) + 1343 LCCR2_EndFrmDel(var->lower_margin); 1344 1345 fbi->reg_lccr3 = fbi->lccr3 | 1346 (var->sync & FB_SYNC_HOR_HIGH_ACT ? 1347 LCCR3_HorSnchH : LCCR3_HorSnchL) | 1348 (var->sync & FB_SYNC_VERT_HIGH_ACT ? 1349 LCCR3_VrtSnchH : LCCR3_VrtSnchL); 1350 1351 if (pcd) { 1352 fbi->reg_lccr3 |= LCCR3_PixClkDiv(pcd); 1353 set_hsync_time(fbi, pcd); 1354 } 1355 } 1356 1357 /* 1358 * pxafb_activate_var(): 1359 * Configures LCD Controller based on entries in var parameter. 1360 * Settings are only written to the controller if changes were made. 1361 */ 1362 static int pxafb_activate_var(struct fb_var_screeninfo *var, 1363 struct pxafb_info *fbi) 1364 { 1365 u_long flags; 1366 1367 /* Update shadow copy atomically */ 1368 local_irq_save(flags); 1369 1370 #ifdef CONFIG_FB_PXA_SMARTPANEL 1371 if (fbi->lccr0 & LCCR0_LCDT) 1372 setup_smart_timing(fbi, var); 1373 else 1374 #endif 1375 setup_parallel_timing(fbi, var); 1376 1377 setup_base_frame(fbi, var, 0); 1378 1379 fbi->reg_lccr0 = fbi->lccr0 | 1380 (LCCR0_LDM | LCCR0_SFM | LCCR0_IUM | LCCR0_EFM | 1381 LCCR0_QDM | LCCR0_BM | LCCR0_OUM); 1382 1383 fbi->reg_lccr3 |= pxafb_var_to_lccr3(var); 1384 1385 fbi->reg_lccr4 = lcd_readl(fbi, LCCR4) & ~LCCR4_PAL_FOR_MASK; 1386 fbi->reg_lccr4 |= (fbi->lccr4 & LCCR4_PAL_FOR_MASK); 1387 local_irq_restore(flags); 1388 1389 /* 1390 * Only update the registers if the controller is enabled 1391 * and something has changed. 1392 */ 1393 if ((lcd_readl(fbi, LCCR0) != fbi->reg_lccr0) || 1394 (lcd_readl(fbi, LCCR1) != fbi->reg_lccr1) || 1395 (lcd_readl(fbi, LCCR2) != fbi->reg_lccr2) || 1396 (lcd_readl(fbi, LCCR3) != fbi->reg_lccr3) || 1397 (lcd_readl(fbi, LCCR4) != fbi->reg_lccr4) || 1398 (lcd_readl(fbi, FDADR0) != fbi->fdadr[0]) || 1399 ((fbi->lccr0 & LCCR0_SDS) && 1400 (lcd_readl(fbi, FDADR1) != fbi->fdadr[1]))) 1401 pxafb_schedule_work(fbi, C_REENABLE); 1402 1403 return 0; 1404 } 1405 1406 /* 1407 * NOTE! The following functions are purely helpers for set_ctrlr_state. 1408 * Do not call them directly; set_ctrlr_state does the correct serialisation 1409 * to ensure that things happen in the right way 100% of time time. 1410 * -- rmk 1411 */ 1412 static inline void __pxafb_backlight_power(struct pxafb_info *fbi, int on) 1413 { 1414 pr_debug("pxafb: backlight o%s\n", on ? "n" : "ff"); 1415 1416 if (fbi->backlight_power) 1417 fbi->backlight_power(on); 1418 } 1419 1420 static inline void __pxafb_lcd_power(struct pxafb_info *fbi, int on) 1421 { 1422 pr_debug("pxafb: LCD power o%s\n", on ? "n" : "ff"); 1423 1424 if (fbi->lcd_power) 1425 fbi->lcd_power(on, &fbi->fb.var); 1426 1427 if (fbi->lcd_supply && fbi->lcd_supply_enabled != on) { 1428 int ret; 1429 1430 if (on) 1431 ret = regulator_enable(fbi->lcd_supply); 1432 else 1433 ret = regulator_disable(fbi->lcd_supply); 1434 1435 if (ret < 0) 1436 pr_warn("Unable to %s LCD supply regulator: %d\n", 1437 on ? "enable" : "disable", ret); 1438 else 1439 fbi->lcd_supply_enabled = on; 1440 } 1441 } 1442 1443 static void pxafb_enable_controller(struct pxafb_info *fbi) 1444 { 1445 pr_debug("pxafb: Enabling LCD controller\n"); 1446 pr_debug("fdadr0 0x%08x\n", (unsigned int) fbi->fdadr[0]); 1447 pr_debug("fdadr1 0x%08x\n", (unsigned int) fbi->fdadr[1]); 1448 pr_debug("reg_lccr0 0x%08x\n", (unsigned int) fbi->reg_lccr0); 1449 pr_debug("reg_lccr1 0x%08x\n", (unsigned int) fbi->reg_lccr1); 1450 pr_debug("reg_lccr2 0x%08x\n", (unsigned int) fbi->reg_lccr2); 1451 pr_debug("reg_lccr3 0x%08x\n", (unsigned int) fbi->reg_lccr3); 1452 1453 /* enable LCD controller clock */ 1454 if (clk_prepare_enable(fbi->clk)) { 1455 pr_err("%s: Failed to prepare clock\n", __func__); 1456 return; 1457 } 1458 1459 if (fbi->lccr0 & LCCR0_LCDT) 1460 return; 1461 1462 /* Sequence from 11.7.10 */ 1463 lcd_writel(fbi, LCCR4, fbi->reg_lccr4); 1464 lcd_writel(fbi, LCCR3, fbi->reg_lccr3); 1465 lcd_writel(fbi, LCCR2, fbi->reg_lccr2); 1466 lcd_writel(fbi, LCCR1, fbi->reg_lccr1); 1467 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); 1468 1469 lcd_writel(fbi, FDADR0, fbi->fdadr[0]); 1470 if (fbi->lccr0 & LCCR0_SDS) 1471 lcd_writel(fbi, FDADR1, fbi->fdadr[1]); 1472 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 | LCCR0_ENB); 1473 } 1474 1475 static void pxafb_disable_controller(struct pxafb_info *fbi) 1476 { 1477 uint32_t lccr0; 1478 1479 #ifdef CONFIG_FB_PXA_SMARTPANEL 1480 if (fbi->lccr0 & LCCR0_LCDT) { 1481 wait_for_completion_timeout(&fbi->refresh_done, 1482 msecs_to_jiffies(200)); 1483 return; 1484 } 1485 #endif 1486 1487 /* Clear LCD Status Register */ 1488 lcd_writel(fbi, LCSR, 0xffffffff); 1489 1490 lccr0 = lcd_readl(fbi, LCCR0) & ~LCCR0_LDM; 1491 lcd_writel(fbi, LCCR0, lccr0); 1492 lcd_writel(fbi, LCCR0, lccr0 | LCCR0_DIS); 1493 1494 wait_for_completion_timeout(&fbi->disable_done, msecs_to_jiffies(200)); 1495 1496 /* disable LCD controller clock */ 1497 clk_disable_unprepare(fbi->clk); 1498 } 1499 1500 /* 1501 * pxafb_handle_irq: Handle 'LCD DONE' interrupts. 1502 */ 1503 static irqreturn_t pxafb_handle_irq(int irq, void *dev_id) 1504 { 1505 struct pxafb_info *fbi = dev_id; 1506 unsigned int lccr0, lcsr; 1507 1508 lcsr = lcd_readl(fbi, LCSR); 1509 if (lcsr & LCSR_LDD) { 1510 lccr0 = lcd_readl(fbi, LCCR0); 1511 lcd_writel(fbi, LCCR0, lccr0 | LCCR0_LDM); 1512 complete(&fbi->disable_done); 1513 } 1514 1515 #ifdef CONFIG_FB_PXA_SMARTPANEL 1516 if (lcsr & LCSR_CMD_INT) 1517 complete(&fbi->command_done); 1518 #endif 1519 lcd_writel(fbi, LCSR, lcsr); 1520 1521 #ifdef CONFIG_FB_PXA_OVERLAY 1522 { 1523 unsigned int lcsr1 = lcd_readl(fbi, LCSR1); 1524 if (lcsr1 & LCSR1_BS(1)) 1525 complete(&fbi->overlay[0].branch_done); 1526 1527 if (lcsr1 & LCSR1_BS(2)) 1528 complete(&fbi->overlay[1].branch_done); 1529 1530 lcd_writel(fbi, LCSR1, lcsr1); 1531 } 1532 #endif 1533 return IRQ_HANDLED; 1534 } 1535 1536 /* 1537 * This function must be called from task context only, since it will 1538 * sleep when disabling the LCD controller, or if we get two contending 1539 * processes trying to alter state. 1540 */ 1541 static void set_ctrlr_state(struct pxafb_info *fbi, u_int state) 1542 { 1543 u_int old_state; 1544 1545 mutex_lock(&fbi->ctrlr_lock); 1546 1547 old_state = fbi->state; 1548 1549 /* 1550 * Hack around fbcon initialisation. 1551 */ 1552 if (old_state == C_STARTUP && state == C_REENABLE) 1553 state = C_ENABLE; 1554 1555 switch (state) { 1556 case C_DISABLE_CLKCHANGE: 1557 /* 1558 * Disable controller for clock change. If the 1559 * controller is already disabled, then do nothing. 1560 */ 1561 if (old_state != C_DISABLE && old_state != C_DISABLE_PM) { 1562 fbi->state = state; 1563 /* TODO __pxafb_lcd_power(fbi, 0); */ 1564 pxafb_disable_controller(fbi); 1565 } 1566 break; 1567 1568 case C_DISABLE_PM: 1569 case C_DISABLE: 1570 /* 1571 * Disable controller 1572 */ 1573 if (old_state != C_DISABLE) { 1574 fbi->state = state; 1575 __pxafb_backlight_power(fbi, 0); 1576 __pxafb_lcd_power(fbi, 0); 1577 if (old_state != C_DISABLE_CLKCHANGE) 1578 pxafb_disable_controller(fbi); 1579 } 1580 break; 1581 1582 case C_ENABLE_CLKCHANGE: 1583 /* 1584 * Enable the controller after clock change. Only 1585 * do this if we were disabled for the clock change. 1586 */ 1587 if (old_state == C_DISABLE_CLKCHANGE) { 1588 fbi->state = C_ENABLE; 1589 pxafb_enable_controller(fbi); 1590 /* TODO __pxafb_lcd_power(fbi, 1); */ 1591 } 1592 break; 1593 1594 case C_REENABLE: 1595 /* 1596 * Re-enable the controller only if it was already 1597 * enabled. This is so we reprogram the control 1598 * registers. 1599 */ 1600 if (old_state == C_ENABLE) { 1601 __pxafb_lcd_power(fbi, 0); 1602 pxafb_disable_controller(fbi); 1603 pxafb_enable_controller(fbi); 1604 __pxafb_lcd_power(fbi, 1); 1605 } 1606 break; 1607 1608 case C_ENABLE_PM: 1609 /* 1610 * Re-enable the controller after PM. This is not 1611 * perfect - think about the case where we were doing 1612 * a clock change, and we suspended half-way through. 1613 */ 1614 if (old_state != C_DISABLE_PM) 1615 break; 1616 fallthrough; 1617 1618 case C_ENABLE: 1619 /* 1620 * Power up the LCD screen, enable controller, and 1621 * turn on the backlight. 1622 */ 1623 if (old_state != C_ENABLE) { 1624 fbi->state = C_ENABLE; 1625 pxafb_enable_controller(fbi); 1626 __pxafb_lcd_power(fbi, 1); 1627 __pxafb_backlight_power(fbi, 1); 1628 } 1629 break; 1630 } 1631 mutex_unlock(&fbi->ctrlr_lock); 1632 } 1633 1634 /* 1635 * Our LCD controller task (which is called when we blank or unblank) 1636 * via keventd. 1637 */ 1638 static void pxafb_task(struct work_struct *work) 1639 { 1640 struct pxafb_info *fbi = 1641 container_of(work, struct pxafb_info, task); 1642 u_int state = xchg(&fbi->task_state, -1); 1643 1644 set_ctrlr_state(fbi, state); 1645 } 1646 1647 #ifdef CONFIG_CPU_FREQ 1648 /* 1649 * CPU clock speed change handler. We need to adjust the LCD timing 1650 * parameters when the CPU clock is adjusted by the power management 1651 * subsystem. 1652 * 1653 * TODO: Determine why f->new != 10*get_lclk_frequency_10khz() 1654 */ 1655 static int 1656 pxafb_freq_transition(struct notifier_block *nb, unsigned long val, void *data) 1657 { 1658 struct pxafb_info *fbi = TO_INF(nb, freq_transition); 1659 /* TODO struct cpufreq_freqs *f = data; */ 1660 u_int pcd; 1661 1662 switch (val) { 1663 case CPUFREQ_PRECHANGE: 1664 #ifdef CONFIG_FB_PXA_OVERLAY 1665 if (!(fbi->overlay[0].usage || fbi->overlay[1].usage)) 1666 #endif 1667 set_ctrlr_state(fbi, C_DISABLE_CLKCHANGE); 1668 break; 1669 1670 case CPUFREQ_POSTCHANGE: 1671 pcd = get_pcd(fbi, fbi->fb.var.pixclock); 1672 set_hsync_time(fbi, pcd); 1673 fbi->reg_lccr3 = (fbi->reg_lccr3 & ~0xff) | 1674 LCCR3_PixClkDiv(pcd); 1675 set_ctrlr_state(fbi, C_ENABLE_CLKCHANGE); 1676 break; 1677 } 1678 return 0; 1679 } 1680 #endif 1681 1682 #ifdef CONFIG_PM 1683 /* 1684 * Power management hooks. Note that we won't be called from IRQ context, 1685 * unlike the blank functions above, so we may sleep. 1686 */ 1687 static int pxafb_suspend(struct device *dev) 1688 { 1689 struct pxafb_info *fbi = dev_get_drvdata(dev); 1690 1691 set_ctrlr_state(fbi, C_DISABLE_PM); 1692 return 0; 1693 } 1694 1695 static int pxafb_resume(struct device *dev) 1696 { 1697 struct pxafb_info *fbi = dev_get_drvdata(dev); 1698 1699 set_ctrlr_state(fbi, C_ENABLE_PM); 1700 return 0; 1701 } 1702 1703 static const struct dev_pm_ops pxafb_pm_ops = { 1704 .suspend = pxafb_suspend, 1705 .resume = pxafb_resume, 1706 }; 1707 #endif 1708 1709 static int pxafb_init_video_memory(struct pxafb_info *fbi) 1710 { 1711 int size = PAGE_ALIGN(fbi->video_mem_size); 1712 1713 fbi->video_mem = alloc_pages_exact(size, GFP_KERNEL | __GFP_ZERO); 1714 if (fbi->video_mem == NULL) 1715 return -ENOMEM; 1716 1717 fbi->video_mem_phys = virt_to_phys(fbi->video_mem); 1718 fbi->video_mem_size = size; 1719 1720 fbi->fb.fix.smem_start = fbi->video_mem_phys; 1721 fbi->fb.fix.smem_len = fbi->video_mem_size; 1722 fbi->fb.screen_base = fbi->video_mem; 1723 1724 return fbi->video_mem ? 0 : -ENOMEM; 1725 } 1726 1727 static void pxafb_decode_mach_info(struct pxafb_info *fbi, 1728 struct pxafb_mach_info *inf) 1729 { 1730 unsigned int lcd_conn = inf->lcd_conn; 1731 struct pxafb_mode_info *m; 1732 int i; 1733 1734 fbi->cmap_inverse = inf->cmap_inverse; 1735 fbi->cmap_static = inf->cmap_static; 1736 fbi->lccr4 = inf->lccr4; 1737 1738 switch (lcd_conn & LCD_TYPE_MASK) { 1739 case LCD_TYPE_MONO_STN: 1740 fbi->lccr0 = LCCR0_CMS; 1741 break; 1742 case LCD_TYPE_MONO_DSTN: 1743 fbi->lccr0 = LCCR0_CMS | LCCR0_SDS; 1744 break; 1745 case LCD_TYPE_COLOR_STN: 1746 fbi->lccr0 = 0; 1747 break; 1748 case LCD_TYPE_COLOR_DSTN: 1749 fbi->lccr0 = LCCR0_SDS; 1750 break; 1751 case LCD_TYPE_COLOR_TFT: 1752 fbi->lccr0 = LCCR0_PAS; 1753 break; 1754 case LCD_TYPE_SMART_PANEL: 1755 fbi->lccr0 = LCCR0_LCDT | LCCR0_PAS; 1756 break; 1757 default: 1758 /* fall back to backward compatibility way */ 1759 fbi->lccr0 = inf->lccr0; 1760 fbi->lccr3 = inf->lccr3; 1761 goto decode_mode; 1762 } 1763 1764 if (lcd_conn == LCD_MONO_STN_8BPP) 1765 fbi->lccr0 |= LCCR0_DPD; 1766 1767 fbi->lccr0 |= (lcd_conn & LCD_ALTERNATE_MAPPING) ? LCCR0_LDDALT : 0; 1768 1769 fbi->lccr3 = LCCR3_Acb((inf->lcd_conn >> 10) & 0xff); 1770 fbi->lccr3 |= (lcd_conn & LCD_BIAS_ACTIVE_LOW) ? LCCR3_OEP : 0; 1771 fbi->lccr3 |= (lcd_conn & LCD_PCLK_EDGE_FALL) ? LCCR3_PCP : 0; 1772 1773 decode_mode: 1774 pxafb_setmode(&fbi->fb.var, &inf->modes[0]); 1775 1776 /* decide video memory size as follows: 1777 * 1. default to mode of maximum resolution 1778 * 2. allow platform to override 1779 * 3. allow module parameter to override 1780 */ 1781 for (i = 0, m = &inf->modes[0]; i < inf->num_modes; i++, m++) 1782 fbi->video_mem_size = max_t(size_t, fbi->video_mem_size, 1783 m->xres * m->yres * m->bpp / 8); 1784 1785 if (inf->video_mem_size > fbi->video_mem_size) 1786 fbi->video_mem_size = inf->video_mem_size; 1787 1788 if (video_mem_size > fbi->video_mem_size) 1789 fbi->video_mem_size = video_mem_size; 1790 } 1791 1792 static struct pxafb_info *pxafb_init_fbinfo(struct device *dev, 1793 struct pxafb_mach_info *inf) 1794 { 1795 struct pxafb_info *fbi; 1796 void *addr; 1797 1798 /* Alloc the pxafb_info and pseudo_palette in one step */ 1799 fbi = devm_kzalloc(dev, sizeof(struct pxafb_info) + sizeof(u32) * 16, 1800 GFP_KERNEL); 1801 if (!fbi) 1802 return ERR_PTR(-ENOMEM); 1803 1804 fbi->dev = dev; 1805 fbi->inf = inf; 1806 1807 fbi->clk = devm_clk_get(dev, NULL); 1808 if (IS_ERR(fbi->clk)) 1809 return ERR_CAST(fbi->clk); 1810 1811 strcpy(fbi->fb.fix.id, PXA_NAME); 1812 1813 fbi->fb.fix.type = FB_TYPE_PACKED_PIXELS; 1814 fbi->fb.fix.type_aux = 0; 1815 fbi->fb.fix.xpanstep = 0; 1816 fbi->fb.fix.ypanstep = 1; 1817 fbi->fb.fix.ywrapstep = 0; 1818 fbi->fb.fix.accel = FB_ACCEL_NONE; 1819 1820 fbi->fb.var.nonstd = 0; 1821 fbi->fb.var.activate = FB_ACTIVATE_NOW; 1822 fbi->fb.var.height = -1; 1823 fbi->fb.var.width = -1; 1824 fbi->fb.var.accel_flags = FB_ACCELF_TEXT; 1825 fbi->fb.var.vmode = FB_VMODE_NONINTERLACED; 1826 1827 fbi->fb.fbops = &pxafb_ops; 1828 fbi->fb.node = -1; 1829 1830 addr = fbi; 1831 addr = addr + sizeof(struct pxafb_info); 1832 fbi->fb.pseudo_palette = addr; 1833 1834 fbi->state = C_STARTUP; 1835 fbi->task_state = (u_char)-1; 1836 1837 pxafb_decode_mach_info(fbi, inf); 1838 1839 #ifdef CONFIG_FB_PXA_OVERLAY 1840 /* place overlay(s) on top of base */ 1841 if (pxafb_overlay_supported()) 1842 fbi->lccr0 |= LCCR0_OUC; 1843 #endif 1844 1845 init_waitqueue_head(&fbi->ctrlr_wait); 1846 INIT_WORK(&fbi->task, pxafb_task); 1847 mutex_init(&fbi->ctrlr_lock); 1848 init_completion(&fbi->disable_done); 1849 1850 return fbi; 1851 } 1852 1853 #ifdef CONFIG_FB_PXA_PARAMETERS 1854 static int parse_opt_mode(struct device *dev, const char *this_opt, 1855 struct pxafb_mach_info *inf) 1856 { 1857 const char *name = this_opt+5; 1858 unsigned int namelen = strlen(name); 1859 int res_specified = 0, bpp_specified = 0; 1860 unsigned int xres = 0, yres = 0, bpp = 0; 1861 int yres_specified = 0; 1862 int i; 1863 for (i = namelen-1; i >= 0; i--) { 1864 switch (name[i]) { 1865 case '-': 1866 namelen = i; 1867 if (!bpp_specified && !yres_specified) { 1868 bpp = simple_strtoul(&name[i+1], NULL, 0); 1869 bpp_specified = 1; 1870 } else 1871 goto done; 1872 break; 1873 case 'x': 1874 if (!yres_specified) { 1875 yres = simple_strtoul(&name[i+1], NULL, 0); 1876 yres_specified = 1; 1877 } else 1878 goto done; 1879 break; 1880 case '0' ... '9': 1881 break; 1882 default: 1883 goto done; 1884 } 1885 } 1886 if (i < 0 && yres_specified) { 1887 xres = simple_strtoul(name, NULL, 0); 1888 res_specified = 1; 1889 } 1890 done: 1891 if (res_specified) { 1892 dev_info(dev, "overriding resolution: %dx%d\n", xres, yres); 1893 inf->modes[0].xres = xres; inf->modes[0].yres = yres; 1894 } 1895 if (bpp_specified) 1896 switch (bpp) { 1897 case 1: 1898 case 2: 1899 case 4: 1900 case 8: 1901 case 16: 1902 inf->modes[0].bpp = bpp; 1903 dev_info(dev, "overriding bit depth: %d\n", bpp); 1904 break; 1905 default: 1906 dev_err(dev, "Depth %d is not valid\n", bpp); 1907 return -EINVAL; 1908 } 1909 return 0; 1910 } 1911 1912 static int parse_opt(struct device *dev, char *this_opt, 1913 struct pxafb_mach_info *inf) 1914 { 1915 struct pxafb_mode_info *mode = &inf->modes[0]; 1916 char s[64]; 1917 1918 s[0] = '\0'; 1919 1920 if (!strncmp(this_opt, "vmem:", 5)) { 1921 video_mem_size = memparse(this_opt + 5, NULL); 1922 } else if (!strncmp(this_opt, "mode:", 5)) { 1923 return parse_opt_mode(dev, this_opt, inf); 1924 } else if (!strncmp(this_opt, "pixclock:", 9)) { 1925 mode->pixclock = simple_strtoul(this_opt+9, NULL, 0); 1926 sprintf(s, "pixclock: %ld\n", mode->pixclock); 1927 } else if (!strncmp(this_opt, "left:", 5)) { 1928 mode->left_margin = simple_strtoul(this_opt+5, NULL, 0); 1929 sprintf(s, "left: %u\n", mode->left_margin); 1930 } else if (!strncmp(this_opt, "right:", 6)) { 1931 mode->right_margin = simple_strtoul(this_opt+6, NULL, 0); 1932 sprintf(s, "right: %u\n", mode->right_margin); 1933 } else if (!strncmp(this_opt, "upper:", 6)) { 1934 mode->upper_margin = simple_strtoul(this_opt+6, NULL, 0); 1935 sprintf(s, "upper: %u\n", mode->upper_margin); 1936 } else if (!strncmp(this_opt, "lower:", 6)) { 1937 mode->lower_margin = simple_strtoul(this_opt+6, NULL, 0); 1938 sprintf(s, "lower: %u\n", mode->lower_margin); 1939 } else if (!strncmp(this_opt, "hsynclen:", 9)) { 1940 mode->hsync_len = simple_strtoul(this_opt+9, NULL, 0); 1941 sprintf(s, "hsynclen: %u\n", mode->hsync_len); 1942 } else if (!strncmp(this_opt, "vsynclen:", 9)) { 1943 mode->vsync_len = simple_strtoul(this_opt+9, NULL, 0); 1944 sprintf(s, "vsynclen: %u\n", mode->vsync_len); 1945 } else if (!strncmp(this_opt, "hsync:", 6)) { 1946 if (simple_strtoul(this_opt+6, NULL, 0) == 0) { 1947 sprintf(s, "hsync: Active Low\n"); 1948 mode->sync &= ~FB_SYNC_HOR_HIGH_ACT; 1949 } else { 1950 sprintf(s, "hsync: Active High\n"); 1951 mode->sync |= FB_SYNC_HOR_HIGH_ACT; 1952 } 1953 } else if (!strncmp(this_opt, "vsync:", 6)) { 1954 if (simple_strtoul(this_opt+6, NULL, 0) == 0) { 1955 sprintf(s, "vsync: Active Low\n"); 1956 mode->sync &= ~FB_SYNC_VERT_HIGH_ACT; 1957 } else { 1958 sprintf(s, "vsync: Active High\n"); 1959 mode->sync |= FB_SYNC_VERT_HIGH_ACT; 1960 } 1961 } else if (!strncmp(this_opt, "dpc:", 4)) { 1962 if (simple_strtoul(this_opt+4, NULL, 0) == 0) { 1963 sprintf(s, "double pixel clock: false\n"); 1964 inf->lccr3 &= ~LCCR3_DPC; 1965 } else { 1966 sprintf(s, "double pixel clock: true\n"); 1967 inf->lccr3 |= LCCR3_DPC; 1968 } 1969 } else if (!strncmp(this_opt, "outputen:", 9)) { 1970 if (simple_strtoul(this_opt+9, NULL, 0) == 0) { 1971 sprintf(s, "output enable: active low\n"); 1972 inf->lccr3 = (inf->lccr3 & ~LCCR3_OEP) | LCCR3_OutEnL; 1973 } else { 1974 sprintf(s, "output enable: active high\n"); 1975 inf->lccr3 = (inf->lccr3 & ~LCCR3_OEP) | LCCR3_OutEnH; 1976 } 1977 } else if (!strncmp(this_opt, "pixclockpol:", 12)) { 1978 if (simple_strtoul(this_opt+12, NULL, 0) == 0) { 1979 sprintf(s, "pixel clock polarity: falling edge\n"); 1980 inf->lccr3 = (inf->lccr3 & ~LCCR3_PCP) | LCCR3_PixFlEdg; 1981 } else { 1982 sprintf(s, "pixel clock polarity: rising edge\n"); 1983 inf->lccr3 = (inf->lccr3 & ~LCCR3_PCP) | LCCR3_PixRsEdg; 1984 } 1985 } else if (!strncmp(this_opt, "color", 5)) { 1986 inf->lccr0 = (inf->lccr0 & ~LCCR0_CMS) | LCCR0_Color; 1987 } else if (!strncmp(this_opt, "mono", 4)) { 1988 inf->lccr0 = (inf->lccr0 & ~LCCR0_CMS) | LCCR0_Mono; 1989 } else if (!strncmp(this_opt, "active", 6)) { 1990 inf->lccr0 = (inf->lccr0 & ~LCCR0_PAS) | LCCR0_Act; 1991 } else if (!strncmp(this_opt, "passive", 7)) { 1992 inf->lccr0 = (inf->lccr0 & ~LCCR0_PAS) | LCCR0_Pas; 1993 } else if (!strncmp(this_opt, "single", 6)) { 1994 inf->lccr0 = (inf->lccr0 & ~LCCR0_SDS) | LCCR0_Sngl; 1995 } else if (!strncmp(this_opt, "dual", 4)) { 1996 inf->lccr0 = (inf->lccr0 & ~LCCR0_SDS) | LCCR0_Dual; 1997 } else if (!strncmp(this_opt, "4pix", 4)) { 1998 inf->lccr0 = (inf->lccr0 & ~LCCR0_DPD) | LCCR0_4PixMono; 1999 } else if (!strncmp(this_opt, "8pix", 4)) { 2000 inf->lccr0 = (inf->lccr0 & ~LCCR0_DPD) | LCCR0_8PixMono; 2001 } else { 2002 dev_err(dev, "unknown option: %s\n", this_opt); 2003 return -EINVAL; 2004 } 2005 2006 if (s[0] != '\0') 2007 dev_info(dev, "override %s", s); 2008 2009 return 0; 2010 } 2011 2012 static int pxafb_parse_options(struct device *dev, char *options, 2013 struct pxafb_mach_info *inf) 2014 { 2015 char *this_opt; 2016 int ret; 2017 2018 if (!options || !*options) 2019 return 0; 2020 2021 dev_dbg(dev, "options are \"%s\"\n", options ? options : "null"); 2022 2023 /* could be made table driven or similar?... */ 2024 while ((this_opt = strsep(&options, ",")) != NULL) { 2025 ret = parse_opt(dev, this_opt, inf); 2026 if (ret) 2027 return ret; 2028 } 2029 return 0; 2030 } 2031 2032 static char g_options[256] = ""; 2033 2034 #ifndef MODULE 2035 static int __init pxafb_setup_options(void) 2036 { 2037 char *options = NULL; 2038 2039 if (fb_get_options("pxafb", &options)) 2040 return -ENODEV; 2041 2042 if (options) 2043 strscpy(g_options, options, sizeof(g_options)); 2044 2045 return 0; 2046 } 2047 #else 2048 #define pxafb_setup_options() (0) 2049 2050 module_param_string(options, g_options, sizeof(g_options), 0); 2051 MODULE_PARM_DESC(options, "LCD parameters (see Documentation/fb/pxafb.rst)"); 2052 #endif 2053 2054 #else 2055 #define pxafb_parse_options(...) (0) 2056 #define pxafb_setup_options() (0) 2057 #endif 2058 2059 #ifdef DEBUG_VAR 2060 /* Check for various illegal bit-combinations. Currently only 2061 * a warning is given. */ 2062 static void pxafb_check_options(struct device *dev, struct pxafb_mach_info *inf) 2063 { 2064 if (inf->lcd_conn) 2065 return; 2066 2067 if (inf->lccr0 & LCCR0_INVALID_CONFIG_MASK) 2068 dev_warn(dev, "machine LCCR0 setting contains " 2069 "illegal bits: %08x\n", 2070 inf->lccr0 & LCCR0_INVALID_CONFIG_MASK); 2071 if (inf->lccr3 & LCCR3_INVALID_CONFIG_MASK) 2072 dev_warn(dev, "machine LCCR3 setting contains " 2073 "illegal bits: %08x\n", 2074 inf->lccr3 & LCCR3_INVALID_CONFIG_MASK); 2075 if (inf->lccr0 & LCCR0_DPD && 2076 ((inf->lccr0 & LCCR0_PAS) != LCCR0_Pas || 2077 (inf->lccr0 & LCCR0_SDS) != LCCR0_Sngl || 2078 (inf->lccr0 & LCCR0_CMS) != LCCR0_Mono)) 2079 dev_warn(dev, "Double Pixel Data (DPD) mode is " 2080 "only valid in passive mono" 2081 " single panel mode\n"); 2082 if ((inf->lccr0 & LCCR0_PAS) == LCCR0_Act && 2083 (inf->lccr0 & LCCR0_SDS) == LCCR0_Dual) 2084 dev_warn(dev, "Dual panel only valid in passive mode\n"); 2085 if ((inf->lccr0 & LCCR0_PAS) == LCCR0_Pas && 2086 (inf->modes->upper_margin || inf->modes->lower_margin)) 2087 dev_warn(dev, "Upper and lower margins must be 0 in " 2088 "passive mode\n"); 2089 } 2090 #else 2091 #define pxafb_check_options(...) do {} while (0) 2092 #endif 2093 2094 #if defined(CONFIG_OF) 2095 static const char * const lcd_types[] = { 2096 "unknown", "mono-stn", "mono-dstn", "color-stn", "color-dstn", 2097 "color-tft", "smart-panel", NULL 2098 }; 2099 2100 static int of_get_pxafb_display(struct device *dev, struct device_node *disp, 2101 struct pxafb_mach_info *info, u32 bus_width) 2102 { 2103 struct display_timings *timings; 2104 struct videomode vm; 2105 int i, ret = -EINVAL; 2106 const char *s; 2107 2108 ret = of_property_read_string(disp, "lcd-type", &s); 2109 if (ret) 2110 s = "color-tft"; 2111 2112 i = match_string(lcd_types, -1, s); 2113 if (i < 0) { 2114 dev_err(dev, "lcd-type %s is unknown\n", s); 2115 return i; 2116 } 2117 info->lcd_conn |= LCD_CONN_TYPE(i); 2118 info->lcd_conn |= LCD_CONN_WIDTH(bus_width); 2119 2120 timings = of_get_display_timings(disp); 2121 if (!timings) 2122 return -EINVAL; 2123 2124 ret = -ENOMEM; 2125 info->modes = devm_kcalloc(dev, timings->num_timings, 2126 sizeof(info->modes[0]), 2127 GFP_KERNEL); 2128 if (!info->modes) 2129 goto out; 2130 info->num_modes = timings->num_timings; 2131 2132 for (i = 0; i < timings->num_timings; i++) { 2133 ret = videomode_from_timings(timings, &vm, i); 2134 if (ret) { 2135 dev_err(dev, "videomode_from_timings %d failed: %d\n", 2136 i, ret); 2137 goto out; 2138 } 2139 if (vm.flags & DISPLAY_FLAGS_PIXDATA_POSEDGE) 2140 info->lcd_conn |= LCD_PCLK_EDGE_RISE; 2141 if (vm.flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE) 2142 info->lcd_conn |= LCD_PCLK_EDGE_FALL; 2143 if (vm.flags & DISPLAY_FLAGS_DE_HIGH) 2144 info->lcd_conn |= LCD_BIAS_ACTIVE_HIGH; 2145 if (vm.flags & DISPLAY_FLAGS_DE_LOW) 2146 info->lcd_conn |= LCD_BIAS_ACTIVE_LOW; 2147 if (vm.flags & DISPLAY_FLAGS_HSYNC_HIGH) 2148 info->modes[i].sync |= FB_SYNC_HOR_HIGH_ACT; 2149 if (vm.flags & DISPLAY_FLAGS_VSYNC_HIGH) 2150 info->modes[i].sync |= FB_SYNC_VERT_HIGH_ACT; 2151 2152 info->modes[i].pixclock = 1000000000UL / (vm.pixelclock / 1000); 2153 info->modes[i].xres = vm.hactive; 2154 info->modes[i].yres = vm.vactive; 2155 info->modes[i].hsync_len = vm.hsync_len; 2156 info->modes[i].left_margin = vm.hback_porch; 2157 info->modes[i].right_margin = vm.hfront_porch; 2158 info->modes[i].vsync_len = vm.vsync_len; 2159 info->modes[i].upper_margin = vm.vback_porch; 2160 info->modes[i].lower_margin = vm.vfront_porch; 2161 } 2162 ret = 0; 2163 2164 out: 2165 display_timings_release(timings); 2166 return ret; 2167 } 2168 2169 static int of_get_pxafb_mode_info(struct device *dev, 2170 struct pxafb_mach_info *info) 2171 { 2172 struct device_node *display, *np; 2173 u32 bus_width; 2174 int ret, i; 2175 2176 np = of_graph_get_next_endpoint(dev->of_node, NULL); 2177 if (!np) { 2178 dev_err(dev, "could not find endpoint\n"); 2179 return -EINVAL; 2180 } 2181 ret = of_property_read_u32(np, "bus-width", &bus_width); 2182 if (ret) { 2183 dev_err(dev, "no bus-width specified: %d\n", ret); 2184 of_node_put(np); 2185 return ret; 2186 } 2187 2188 display = of_graph_get_remote_port_parent(np); 2189 of_node_put(np); 2190 if (!display) { 2191 dev_err(dev, "no display defined\n"); 2192 return -EINVAL; 2193 } 2194 2195 ret = of_get_pxafb_display(dev, display, info, bus_width); 2196 of_node_put(display); 2197 if (ret) 2198 return ret; 2199 2200 for (i = 0; i < info->num_modes; i++) 2201 info->modes[i].bpp = bus_width; 2202 2203 return 0; 2204 } 2205 2206 static struct pxafb_mach_info *of_pxafb_of_mach_info(struct device *dev) 2207 { 2208 int ret; 2209 struct pxafb_mach_info *info; 2210 2211 if (!dev->of_node) 2212 return NULL; 2213 info = devm_kzalloc(dev, sizeof(*info), GFP_KERNEL); 2214 if (!info) 2215 return ERR_PTR(-ENOMEM); 2216 ret = of_get_pxafb_mode_info(dev, info); 2217 if (ret) 2218 return ERR_PTR(ret); 2219 2220 /* 2221 * On purpose, neither lccrX registers nor video memory size can be 2222 * specified through device-tree, they are considered more a debug hack 2223 * available through command line. 2224 */ 2225 return info; 2226 } 2227 #else 2228 static struct pxafb_mach_info *of_pxafb_of_mach_info(struct device *dev) 2229 { 2230 return NULL; 2231 } 2232 #endif 2233 2234 static int pxafb_probe(struct platform_device *dev) 2235 { 2236 struct pxafb_info *fbi; 2237 struct pxafb_mach_info *inf, *pdata; 2238 int i, irq, ret; 2239 2240 dev_dbg(&dev->dev, "pxafb_probe\n"); 2241 2242 ret = -ENOMEM; 2243 pdata = dev_get_platdata(&dev->dev); 2244 inf = devm_kmalloc(&dev->dev, sizeof(*inf), GFP_KERNEL); 2245 if (!inf) 2246 goto failed; 2247 2248 if (pdata) { 2249 *inf = *pdata; 2250 inf->modes = 2251 devm_kmalloc_array(&dev->dev, pdata->num_modes, 2252 sizeof(inf->modes[0]), GFP_KERNEL); 2253 if (!inf->modes) 2254 goto failed; 2255 for (i = 0; i < inf->num_modes; i++) 2256 inf->modes[i] = pdata->modes[i]; 2257 } else { 2258 inf = of_pxafb_of_mach_info(&dev->dev); 2259 } 2260 2261 if (IS_ERR_OR_NULL(inf)) 2262 goto failed; 2263 2264 ret = pxafb_parse_options(&dev->dev, g_options, inf); 2265 if (ret < 0) 2266 goto failed; 2267 2268 pxafb_check_options(&dev->dev, inf); 2269 2270 dev_dbg(&dev->dev, "got a %dx%dx%d LCD\n", 2271 inf->modes->xres, 2272 inf->modes->yres, 2273 inf->modes->bpp); 2274 if (inf->modes->xres == 0 || 2275 inf->modes->yres == 0 || 2276 inf->modes->bpp == 0) { 2277 dev_err(&dev->dev, "Invalid resolution or bit depth\n"); 2278 ret = -EINVAL; 2279 goto failed; 2280 } 2281 2282 fbi = pxafb_init_fbinfo(&dev->dev, inf); 2283 if (IS_ERR(fbi)) { 2284 dev_err(&dev->dev, "Failed to initialize framebuffer device\n"); 2285 ret = PTR_ERR(fbi); 2286 goto failed; 2287 } 2288 2289 if (cpu_is_pxa3xx() && inf->acceleration_enabled) 2290 fbi->fb.fix.accel = FB_ACCEL_PXA3XX; 2291 2292 fbi->backlight_power = inf->pxafb_backlight_power; 2293 fbi->lcd_power = inf->pxafb_lcd_power; 2294 2295 fbi->lcd_supply = devm_regulator_get_optional(&dev->dev, "lcd"); 2296 if (IS_ERR(fbi->lcd_supply)) { 2297 if (PTR_ERR(fbi->lcd_supply) == -EPROBE_DEFER) 2298 return -EPROBE_DEFER; 2299 2300 fbi->lcd_supply = NULL; 2301 } 2302 2303 fbi->mmio_base = devm_platform_ioremap_resource(dev, 0); 2304 if (IS_ERR(fbi->mmio_base)) { 2305 dev_err(&dev->dev, "failed to get I/O memory\n"); 2306 ret = PTR_ERR(fbi->mmio_base); 2307 goto failed; 2308 } 2309 2310 fbi->dma_buff_size = PAGE_ALIGN(sizeof(struct pxafb_dma_buff)); 2311 fbi->dma_buff = dma_alloc_coherent(fbi->dev, fbi->dma_buff_size, 2312 &fbi->dma_buff_phys, GFP_KERNEL); 2313 if (fbi->dma_buff == NULL) { 2314 dev_err(&dev->dev, "failed to allocate memory for DMA\n"); 2315 ret = -ENOMEM; 2316 goto failed; 2317 } 2318 2319 ret = pxafb_init_video_memory(fbi); 2320 if (ret) { 2321 dev_err(&dev->dev, "Failed to allocate video RAM: %d\n", ret); 2322 ret = -ENOMEM; 2323 goto failed_free_dma; 2324 } 2325 2326 irq = platform_get_irq(dev, 0); 2327 if (irq < 0) { 2328 ret = -ENODEV; 2329 goto failed_free_mem; 2330 } 2331 2332 ret = devm_request_irq(&dev->dev, irq, pxafb_handle_irq, 0, "LCD", fbi); 2333 if (ret) { 2334 dev_err(&dev->dev, "request_irq failed: %d\n", ret); 2335 ret = -EBUSY; 2336 goto failed_free_mem; 2337 } 2338 2339 ret = pxafb_smart_init(fbi); 2340 if (ret) { 2341 dev_err(&dev->dev, "failed to initialize smartpanel\n"); 2342 goto failed_free_mem; 2343 } 2344 2345 /* 2346 * This makes sure that our colour bitfield 2347 * descriptors are correctly initialised. 2348 */ 2349 ret = pxafb_check_var(&fbi->fb.var, &fbi->fb); 2350 if (ret) { 2351 dev_err(&dev->dev, "failed to get suitable mode\n"); 2352 goto failed_free_mem; 2353 } 2354 2355 ret = pxafb_set_par(&fbi->fb); 2356 if (ret) { 2357 dev_err(&dev->dev, "Failed to set parameters\n"); 2358 goto failed_free_mem; 2359 } 2360 2361 platform_set_drvdata(dev, fbi); 2362 2363 ret = register_framebuffer(&fbi->fb); 2364 if (ret < 0) { 2365 dev_err(&dev->dev, 2366 "Failed to register framebuffer device: %d\n", ret); 2367 goto failed_free_cmap; 2368 } 2369 2370 pxafb_overlay_init(fbi); 2371 2372 #ifdef CONFIG_CPU_FREQ 2373 fbi->freq_transition.notifier_call = pxafb_freq_transition; 2374 cpufreq_register_notifier(&fbi->freq_transition, 2375 CPUFREQ_TRANSITION_NOTIFIER); 2376 #endif 2377 2378 /* 2379 * Ok, now enable the LCD controller 2380 */ 2381 set_ctrlr_state(fbi, C_ENABLE); 2382 2383 return 0; 2384 2385 failed_free_cmap: 2386 if (fbi->fb.cmap.len) 2387 fb_dealloc_cmap(&fbi->fb.cmap); 2388 failed_free_mem: 2389 free_pages_exact(fbi->video_mem, fbi->video_mem_size); 2390 failed_free_dma: 2391 dma_free_coherent(&dev->dev, fbi->dma_buff_size, 2392 fbi->dma_buff, fbi->dma_buff_phys); 2393 failed: 2394 return ret; 2395 } 2396 2397 static void pxafb_remove(struct platform_device *dev) 2398 { 2399 struct pxafb_info *fbi = platform_get_drvdata(dev); 2400 struct fb_info *info; 2401 2402 if (!fbi) 2403 return; 2404 2405 info = &fbi->fb; 2406 2407 pxafb_overlay_exit(fbi); 2408 unregister_framebuffer(info); 2409 2410 pxafb_disable_controller(fbi); 2411 2412 if (fbi->fb.cmap.len) 2413 fb_dealloc_cmap(&fbi->fb.cmap); 2414 2415 free_pages_exact(fbi->video_mem, fbi->video_mem_size); 2416 2417 dma_free_coherent(&dev->dev, fbi->dma_buff_size, fbi->dma_buff, 2418 fbi->dma_buff_phys); 2419 } 2420 2421 static const struct of_device_id pxafb_of_dev_id[] = { 2422 { .compatible = "marvell,pxa270-lcdc", }, 2423 { .compatible = "marvell,pxa300-lcdc", }, 2424 { .compatible = "marvell,pxa2xx-lcdc", }, 2425 { /* sentinel */ } 2426 }; 2427 MODULE_DEVICE_TABLE(of, pxafb_of_dev_id); 2428 2429 static struct platform_driver pxafb_driver = { 2430 .probe = pxafb_probe, 2431 .remove_new = pxafb_remove, 2432 .driver = { 2433 .name = "pxa2xx-fb", 2434 .of_match_table = pxafb_of_dev_id, 2435 #ifdef CONFIG_PM 2436 .pm = &pxafb_pm_ops, 2437 #endif 2438 }, 2439 }; 2440 2441 static int __init pxafb_init(void) 2442 { 2443 if (pxafb_setup_options()) 2444 return -EINVAL; 2445 2446 return platform_driver_register(&pxafb_driver); 2447 } 2448 2449 static void __exit pxafb_exit(void) 2450 { 2451 platform_driver_unregister(&pxafb_driver); 2452 } 2453 2454 module_init(pxafb_init); 2455 module_exit(pxafb_exit); 2456 2457 MODULE_DESCRIPTION("loadable framebuffer driver for PXA"); 2458 MODULE_LICENSE("GPL"); 2459