1875a92b3SAndy Shevchenko // SPDX-License-Identifier: GPL-2.0 26e08d6bbSMika Westerberg /* 36e08d6bbSMika Westerberg * Cherryview/Braswell pinctrl driver 46e08d6bbSMika Westerberg * 56e08d6bbSMika Westerberg * Copyright (C) 2014, Intel Corporation 66e08d6bbSMika Westerberg * Author: Mika Westerberg <mika.westerberg@linux.intel.com> 76e08d6bbSMika Westerberg * 86e08d6bbSMika Westerberg * This driver is based on the original Cherryview GPIO driver by 96e08d6bbSMika Westerberg * Ning Li <ning.li@intel.com> 106e08d6bbSMika Westerberg * Alan Cox <alan@linux.intel.com> 116e08d6bbSMika Westerberg */ 126e08d6bbSMika Westerberg 13994f8865SAndy Shevchenko #include <linux/acpi.h> 1470365027SMika Westerberg #include <linux/dmi.h> 15994f8865SAndy Shevchenko #include <linux/gpio/driver.h> 166e08d6bbSMika Westerberg #include <linux/kernel.h> 176e08d6bbSMika Westerberg #include <linux/module.h> 18994f8865SAndy Shevchenko #include <linux/platform_device.h> 196e08d6bbSMika Westerberg #include <linux/types.h> 20994f8865SAndy Shevchenko 216e08d6bbSMika Westerberg #include <linux/pinctrl/pinctrl.h> 226e08d6bbSMika Westerberg #include <linux/pinctrl/pinmux.h> 236e08d6bbSMika Westerberg #include <linux/pinctrl/pinconf.h> 246e08d6bbSMika Westerberg #include <linux/pinctrl/pinconf-generic.h> 256e08d6bbSMika Westerberg 265458b7ceSAndy Shevchenko #include "pinctrl-intel.h" 275458b7ceSAndy Shevchenko 286e08d6bbSMika Westerberg #define CHV_INTSTAT 0x300 296e08d6bbSMika Westerberg #define CHV_INTMASK 0x380 306e08d6bbSMika Westerberg 316e08d6bbSMika Westerberg #define FAMILY_PAD_REGS_OFF 0x4400 326e08d6bbSMika Westerberg #define FAMILY_PAD_REGS_SIZE 0x400 336e08d6bbSMika Westerberg #define MAX_FAMILY_PAD_GPIO_NO 15 346e08d6bbSMika Westerberg #define GPIO_REGS_SIZE 8 356e08d6bbSMika Westerberg 366e08d6bbSMika Westerberg #define CHV_PADCTRL0 0x000 376e08d6bbSMika Westerberg #define CHV_PADCTRL0_INTSEL_SHIFT 28 386e08d6bbSMika Westerberg #define CHV_PADCTRL0_INTSEL_MASK (0xf << CHV_PADCTRL0_INTSEL_SHIFT) 396e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_UP BIT(23) 406e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_SHIFT 20 416e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_MASK (7 << CHV_PADCTRL0_TERM_SHIFT) 426e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_20K 1 436e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_5K 2 446e08d6bbSMika Westerberg #define CHV_PADCTRL0_TERM_1K 4 456e08d6bbSMika Westerberg #define CHV_PADCTRL0_PMODE_SHIFT 16 466e08d6bbSMika Westerberg #define CHV_PADCTRL0_PMODE_MASK (0xf << CHV_PADCTRL0_PMODE_SHIFT) 476e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOEN BIT(15) 486e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_SHIFT 8 496e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_MASK (7 << CHV_PADCTRL0_GPIOCFG_SHIFT) 506e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_GPIO 0 516e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_GPO 1 526e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_GPI 2 536e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOCFG_HIZ 3 546e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIOTXSTATE BIT(1) 556e08d6bbSMika Westerberg #define CHV_PADCTRL0_GPIORXSTATE BIT(0) 566e08d6bbSMika Westerberg 576e08d6bbSMika Westerberg #define CHV_PADCTRL1 0x004 586e08d6bbSMika Westerberg #define CHV_PADCTRL1_CFGLOCK BIT(31) 596e08d6bbSMika Westerberg #define CHV_PADCTRL1_INVRXTX_SHIFT 4 606e08d6bbSMika Westerberg #define CHV_PADCTRL1_INVRXTX_MASK (0xf << CHV_PADCTRL1_INVRXTX_SHIFT) 616e08d6bbSMika Westerberg #define CHV_PADCTRL1_INVRXTX_TXENABLE (2 << CHV_PADCTRL1_INVRXTX_SHIFT) 626e08d6bbSMika Westerberg #define CHV_PADCTRL1_ODEN BIT(3) 636e08d6bbSMika Westerberg #define CHV_PADCTRL1_INVRXTX_RXDATA (4 << CHV_PADCTRL1_INVRXTX_SHIFT) 646e08d6bbSMika Westerberg #define CHV_PADCTRL1_INTWAKECFG_MASK 7 656e08d6bbSMika Westerberg #define CHV_PADCTRL1_INTWAKECFG_FALLING 1 666e08d6bbSMika Westerberg #define CHV_PADCTRL1_INTWAKECFG_RISING 2 676e08d6bbSMika Westerberg #define CHV_PADCTRL1_INTWAKECFG_BOTH 3 686e08d6bbSMika Westerberg #define CHV_PADCTRL1_INTWAKECFG_LEVEL 4 696e08d6bbSMika Westerberg 706e08d6bbSMika Westerberg /** 716e08d6bbSMika Westerberg * struct chv_alternate_function - A per group or per pin alternate function 726e08d6bbSMika Westerberg * @pin: Pin number (only used in per pin configs) 736e08d6bbSMika Westerberg * @mode: Mode the pin should be set in 746e08d6bbSMika Westerberg * @invert_oe: Invert OE for this pin 756e08d6bbSMika Westerberg */ 766e08d6bbSMika Westerberg struct chv_alternate_function { 774e737af8SAndy Shevchenko unsigned int pin; 786e08d6bbSMika Westerberg u8 mode; 796e08d6bbSMika Westerberg bool invert_oe; 806e08d6bbSMika Westerberg }; 816e08d6bbSMika Westerberg 826e08d6bbSMika Westerberg /** 836e08d6bbSMika Westerberg * struct chv_pincgroup - describes a CHV pin group 846e08d6bbSMika Westerberg * @name: Name of the group 856e08d6bbSMika Westerberg * @pins: An array of pins in this group 866e08d6bbSMika Westerberg * @npins: Number of pins in this group 876e08d6bbSMika Westerberg * @altfunc: Alternate function applied to all pins in this group 886e08d6bbSMika Westerberg * @overrides: Alternate function override per pin or %NULL if not used 896e08d6bbSMika Westerberg * @noverrides: Number of per pin alternate function overrides if 906e08d6bbSMika Westerberg * @overrides != NULL. 916e08d6bbSMika Westerberg */ 926e08d6bbSMika Westerberg struct chv_pingroup { 936e08d6bbSMika Westerberg const char *name; 944e737af8SAndy Shevchenko const unsigned int *pins; 956e08d6bbSMika Westerberg size_t npins; 966e08d6bbSMika Westerberg struct chv_alternate_function altfunc; 976e08d6bbSMika Westerberg const struct chv_alternate_function *overrides; 986e08d6bbSMika Westerberg size_t noverrides; 996e08d6bbSMika Westerberg }; 1006e08d6bbSMika Westerberg 1016e08d6bbSMika Westerberg /** 1026e08d6bbSMika Westerberg * struct chv_gpio_pinrange - A range of pins that can be used as GPIOs 1036e08d6bbSMika Westerberg * @base: Start pin number 1046e08d6bbSMika Westerberg * @npins: Number of pins in this range 1056e08d6bbSMika Westerberg */ 1066e08d6bbSMika Westerberg struct chv_gpio_pinrange { 1074e737af8SAndy Shevchenko unsigned int base; 1084e737af8SAndy Shevchenko unsigned int npins; 1096e08d6bbSMika Westerberg }; 1106e08d6bbSMika Westerberg 1116e08d6bbSMika Westerberg /** 1126e08d6bbSMika Westerberg * struct chv_community - A community specific configuration 1136e08d6bbSMika Westerberg * @uid: ACPI _UID used to match the community 1146e08d6bbSMika Westerberg * @pins: All pins in this community 1156e08d6bbSMika Westerberg * @npins: Number of pins 1166e08d6bbSMika Westerberg * @groups: All groups in this community 1176e08d6bbSMika Westerberg * @ngroups: Number of groups 1186e08d6bbSMika Westerberg * @functions: All functions in this community 1196e08d6bbSMika Westerberg * @nfunctions: Number of functions 1206e08d6bbSMika Westerberg * @gpio_ranges: An array of GPIO ranges in this community 1216e08d6bbSMika Westerberg * @ngpio_ranges: Number of GPIO ranges 12247c950d1SMika Westerberg * @nirqs: Total number of IRQs this community can generate 123a919684fSAndy Shevchenko * @acpi_space_id: An address space ID for ACPI OpRegion handler 1246e08d6bbSMika Westerberg */ 1256e08d6bbSMika Westerberg struct chv_community { 1266e08d6bbSMika Westerberg const char *uid; 1276e08d6bbSMika Westerberg const struct pinctrl_pin_desc *pins; 1286e08d6bbSMika Westerberg size_t npins; 1296e08d6bbSMika Westerberg const struct chv_pingroup *groups; 1306e08d6bbSMika Westerberg size_t ngroups; 1315458b7ceSAndy Shevchenko const struct intel_function *functions; 1326e08d6bbSMika Westerberg size_t nfunctions; 1336e08d6bbSMika Westerberg const struct chv_gpio_pinrange *gpio_ranges; 1346e08d6bbSMika Westerberg size_t ngpio_ranges; 13547c950d1SMika Westerberg size_t nirqs; 136a0b02859SHans de Goede acpi_adr_space_type acpi_space_id; 1376e08d6bbSMika Westerberg }; 1386e08d6bbSMika Westerberg 1399eb457b5SMika Westerberg struct chv_pin_context { 1409eb457b5SMika Westerberg u32 padctrl0; 1419eb457b5SMika Westerberg u32 padctrl1; 1429eb457b5SMika Westerberg }; 1439eb457b5SMika Westerberg 1446e08d6bbSMika Westerberg /** 1456e08d6bbSMika Westerberg * struct chv_pinctrl - CHV pinctrl private structure 1466e08d6bbSMika Westerberg * @dev: Pointer to the parent device 1476e08d6bbSMika Westerberg * @pctldesc: Pin controller description 1486e08d6bbSMika Westerberg * @pctldev: Pointer to the pin controller device 1496e08d6bbSMika Westerberg * @chip: GPIO chip in this pin controller 1506e08d6bbSMika Westerberg * @regs: MMIO registers 1516e08d6bbSMika Westerberg * @intr_lines: Stores mapping between 16 HW interrupt wires and GPIO 1526e08d6bbSMika Westerberg * offset (in GPIO number space) 1536e08d6bbSMika Westerberg * @community: Community this pinctrl instance represents 154a919684fSAndy Shevchenko * @saved_intmask: Interrupt mask saved for system sleep 155a919684fSAndy Shevchenko * @saved_pin_context: Pointer to a context of the pins saved for system sleep 1566e08d6bbSMika Westerberg * 1576e08d6bbSMika Westerberg * The first group in @groups is expected to contain all pins that can be 1586e08d6bbSMika Westerberg * used as GPIOs. 1596e08d6bbSMika Westerberg */ 1606e08d6bbSMika Westerberg struct chv_pinctrl { 1616e08d6bbSMika Westerberg struct device *dev; 1626e08d6bbSMika Westerberg struct pinctrl_desc pctldesc; 1636e08d6bbSMika Westerberg struct pinctrl_dev *pctldev; 1646e08d6bbSMika Westerberg struct gpio_chip chip; 1656e08d6bbSMika Westerberg void __iomem *regs; 1666e08d6bbSMika Westerberg unsigned intr_lines[16]; 1676e08d6bbSMika Westerberg const struct chv_community *community; 1689eb457b5SMika Westerberg u32 saved_intmask; 1699eb457b5SMika Westerberg struct chv_pin_context *saved_pin_context; 1706e08d6bbSMika Westerberg }; 1716e08d6bbSMika Westerberg 1726e08d6bbSMika Westerberg #define ALTERNATE_FUNCTION(p, m, i) \ 1736e08d6bbSMika Westerberg { \ 1746e08d6bbSMika Westerberg .pin = (p), \ 1756e08d6bbSMika Westerberg .mode = (m), \ 1766e08d6bbSMika Westerberg .invert_oe = (i), \ 1776e08d6bbSMika Westerberg } 1786e08d6bbSMika Westerberg 1795458b7ceSAndy Shevchenko #define PIN_GROUP_WITH_ALT(n, p, m, i) \ 1806e08d6bbSMika Westerberg { \ 1816e08d6bbSMika Westerberg .name = (n), \ 1826e08d6bbSMika Westerberg .pins = (p), \ 1836e08d6bbSMika Westerberg .npins = ARRAY_SIZE((p)), \ 1846e08d6bbSMika Westerberg .altfunc.mode = (m), \ 1856e08d6bbSMika Westerberg .altfunc.invert_oe = (i), \ 1866e08d6bbSMika Westerberg } 1876e08d6bbSMika Westerberg 1886e08d6bbSMika Westerberg #define PIN_GROUP_WITH_OVERRIDE(n, p, m, i, o) \ 1896e08d6bbSMika Westerberg { \ 1906e08d6bbSMika Westerberg .name = (n), \ 1916e08d6bbSMika Westerberg .pins = (p), \ 1926e08d6bbSMika Westerberg .npins = ARRAY_SIZE((p)), \ 1936e08d6bbSMika Westerberg .altfunc.mode = (m), \ 1946e08d6bbSMika Westerberg .altfunc.invert_oe = (i), \ 1956e08d6bbSMika Westerberg .overrides = (o), \ 1966e08d6bbSMika Westerberg .noverrides = ARRAY_SIZE((o)), \ 1976e08d6bbSMika Westerberg } 1986e08d6bbSMika Westerberg 1996e08d6bbSMika Westerberg #define GPIO_PINRANGE(start, end) \ 2006e08d6bbSMika Westerberg { \ 2016e08d6bbSMika Westerberg .base = (start), \ 2026e08d6bbSMika Westerberg .npins = (end) - (start) + 1, \ 2036e08d6bbSMika Westerberg } 2046e08d6bbSMika Westerberg 2056e08d6bbSMika Westerberg static const struct pinctrl_pin_desc southwest_pins[] = { 2066e08d6bbSMika Westerberg PINCTRL_PIN(0, "FST_SPI_D2"), 2076e08d6bbSMika Westerberg PINCTRL_PIN(1, "FST_SPI_D0"), 2086e08d6bbSMika Westerberg PINCTRL_PIN(2, "FST_SPI_CLK"), 2096e08d6bbSMika Westerberg PINCTRL_PIN(3, "FST_SPI_D3"), 2106e08d6bbSMika Westerberg PINCTRL_PIN(4, "FST_SPI_CS1_B"), 2116e08d6bbSMika Westerberg PINCTRL_PIN(5, "FST_SPI_D1"), 2126e08d6bbSMika Westerberg PINCTRL_PIN(6, "FST_SPI_CS0_B"), 2136e08d6bbSMika Westerberg PINCTRL_PIN(7, "FST_SPI_CS2_B"), 2146e08d6bbSMika Westerberg 2156e08d6bbSMika Westerberg PINCTRL_PIN(15, "UART1_RTS_B"), 2166e08d6bbSMika Westerberg PINCTRL_PIN(16, "UART1_RXD"), 2176e08d6bbSMika Westerberg PINCTRL_PIN(17, "UART2_RXD"), 2186e08d6bbSMika Westerberg PINCTRL_PIN(18, "UART1_CTS_B"), 2196e08d6bbSMika Westerberg PINCTRL_PIN(19, "UART2_RTS_B"), 2206e08d6bbSMika Westerberg PINCTRL_PIN(20, "UART1_TXD"), 2216e08d6bbSMika Westerberg PINCTRL_PIN(21, "UART2_TXD"), 2226e08d6bbSMika Westerberg PINCTRL_PIN(22, "UART2_CTS_B"), 2236e08d6bbSMika Westerberg 2246e08d6bbSMika Westerberg PINCTRL_PIN(30, "MF_HDA_CLK"), 2256e08d6bbSMika Westerberg PINCTRL_PIN(31, "MF_HDA_RSTB"), 2266e08d6bbSMika Westerberg PINCTRL_PIN(32, "MF_HDA_SDIO"), 2276e08d6bbSMika Westerberg PINCTRL_PIN(33, "MF_HDA_SDO"), 2286e08d6bbSMika Westerberg PINCTRL_PIN(34, "MF_HDA_DOCKRSTB"), 2296e08d6bbSMika Westerberg PINCTRL_PIN(35, "MF_HDA_SYNC"), 2306e08d6bbSMika Westerberg PINCTRL_PIN(36, "MF_HDA_SDI1"), 2316e08d6bbSMika Westerberg PINCTRL_PIN(37, "MF_HDA_DOCKENB"), 2326e08d6bbSMika Westerberg 2336e08d6bbSMika Westerberg PINCTRL_PIN(45, "I2C5_SDA"), 2346e08d6bbSMika Westerberg PINCTRL_PIN(46, "I2C4_SDA"), 2356e08d6bbSMika Westerberg PINCTRL_PIN(47, "I2C6_SDA"), 2366e08d6bbSMika Westerberg PINCTRL_PIN(48, "I2C5_SCL"), 2376e08d6bbSMika Westerberg PINCTRL_PIN(49, "I2C_NFC_SDA"), 2386e08d6bbSMika Westerberg PINCTRL_PIN(50, "I2C4_SCL"), 2396e08d6bbSMika Westerberg PINCTRL_PIN(51, "I2C6_SCL"), 2406e08d6bbSMika Westerberg PINCTRL_PIN(52, "I2C_NFC_SCL"), 2416e08d6bbSMika Westerberg 2426e08d6bbSMika Westerberg PINCTRL_PIN(60, "I2C1_SDA"), 2436e08d6bbSMika Westerberg PINCTRL_PIN(61, "I2C0_SDA"), 2446e08d6bbSMika Westerberg PINCTRL_PIN(62, "I2C2_SDA"), 2456e08d6bbSMika Westerberg PINCTRL_PIN(63, "I2C1_SCL"), 2466e08d6bbSMika Westerberg PINCTRL_PIN(64, "I2C3_SDA"), 2476e08d6bbSMika Westerberg PINCTRL_PIN(65, "I2C0_SCL"), 2486e08d6bbSMika Westerberg PINCTRL_PIN(66, "I2C2_SCL"), 2496e08d6bbSMika Westerberg PINCTRL_PIN(67, "I2C3_SCL"), 2506e08d6bbSMika Westerberg 2516e08d6bbSMika Westerberg PINCTRL_PIN(75, "SATA_GP0"), 2526e08d6bbSMika Westerberg PINCTRL_PIN(76, "SATA_GP1"), 2536e08d6bbSMika Westerberg PINCTRL_PIN(77, "SATA_LEDN"), 2546e08d6bbSMika Westerberg PINCTRL_PIN(78, "SATA_GP2"), 2556e08d6bbSMika Westerberg PINCTRL_PIN(79, "MF_SMB_ALERTB"), 2566e08d6bbSMika Westerberg PINCTRL_PIN(80, "SATA_GP3"), 2576e08d6bbSMika Westerberg PINCTRL_PIN(81, "MF_SMB_CLK"), 2586e08d6bbSMika Westerberg PINCTRL_PIN(82, "MF_SMB_DATA"), 2596e08d6bbSMika Westerberg 2606e08d6bbSMika Westerberg PINCTRL_PIN(90, "PCIE_CLKREQ0B"), 2616e08d6bbSMika Westerberg PINCTRL_PIN(91, "PCIE_CLKREQ1B"), 2626e08d6bbSMika Westerberg PINCTRL_PIN(92, "GP_SSP_2_CLK"), 2636e08d6bbSMika Westerberg PINCTRL_PIN(93, "PCIE_CLKREQ2B"), 2646e08d6bbSMika Westerberg PINCTRL_PIN(94, "GP_SSP_2_RXD"), 2656e08d6bbSMika Westerberg PINCTRL_PIN(95, "PCIE_CLKREQ3B"), 2666e08d6bbSMika Westerberg PINCTRL_PIN(96, "GP_SSP_2_FS"), 2676e08d6bbSMika Westerberg PINCTRL_PIN(97, "GP_SSP_2_TXD"), 2686e08d6bbSMika Westerberg }; 2696e08d6bbSMika Westerberg 2706e08d6bbSMika Westerberg static const unsigned southwest_uart0_pins[] = { 16, 20 }; 2716e08d6bbSMika Westerberg static const unsigned southwest_uart1_pins[] = { 15, 16, 18, 20 }; 2726e08d6bbSMika Westerberg static const unsigned southwest_uart2_pins[] = { 17, 19, 21, 22 }; 2736e08d6bbSMika Westerberg static const unsigned southwest_i2c0_pins[] = { 61, 65 }; 2746e08d6bbSMika Westerberg static const unsigned southwest_hda_pins[] = { 30, 31, 32, 33, 34, 35, 36, 37 }; 2756e08d6bbSMika Westerberg static const unsigned southwest_lpe_pins[] = { 2766e08d6bbSMika Westerberg 30, 31, 32, 33, 34, 35, 36, 37, 92, 94, 96, 97, 2776e08d6bbSMika Westerberg }; 2786e08d6bbSMika Westerberg static const unsigned southwest_i2c1_pins[] = { 60, 63 }; 2796e08d6bbSMika Westerberg static const unsigned southwest_i2c2_pins[] = { 62, 66 }; 2806e08d6bbSMika Westerberg static const unsigned southwest_i2c3_pins[] = { 64, 67 }; 2816e08d6bbSMika Westerberg static const unsigned southwest_i2c4_pins[] = { 46, 50 }; 2826e08d6bbSMika Westerberg static const unsigned southwest_i2c5_pins[] = { 45, 48 }; 2836e08d6bbSMika Westerberg static const unsigned southwest_i2c6_pins[] = { 47, 51 }; 2846e08d6bbSMika Westerberg static const unsigned southwest_i2c_nfc_pins[] = { 49, 52 }; 2856e08d6bbSMika Westerberg static const unsigned southwest_spi3_pins[] = { 76, 79, 80, 81, 82 }; 2866e08d6bbSMika Westerberg 2876e08d6bbSMika Westerberg /* LPE I2S TXD pins need to have invert_oe set */ 2886e08d6bbSMika Westerberg static const struct chv_alternate_function southwest_lpe_altfuncs[] = { 2896e08d6bbSMika Westerberg ALTERNATE_FUNCTION(30, 1, true), 2906e08d6bbSMika Westerberg ALTERNATE_FUNCTION(34, 1, true), 2916e08d6bbSMika Westerberg ALTERNATE_FUNCTION(97, 1, true), 2926e08d6bbSMika Westerberg }; 2936e08d6bbSMika Westerberg 2946e08d6bbSMika Westerberg /* 2956e08d6bbSMika Westerberg * Two spi3 chipselects are available in different mode than the main spi3 2966e08d6bbSMika Westerberg * functionality, which is using mode 1. 2976e08d6bbSMika Westerberg */ 2986e08d6bbSMika Westerberg static const struct chv_alternate_function southwest_spi3_altfuncs[] = { 2996e08d6bbSMika Westerberg ALTERNATE_FUNCTION(76, 3, false), 3006e08d6bbSMika Westerberg ALTERNATE_FUNCTION(80, 3, false), 3016e08d6bbSMika Westerberg }; 3026e08d6bbSMika Westerberg 3036e08d6bbSMika Westerberg static const struct chv_pingroup southwest_groups[] = { 3045458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("uart0_grp", southwest_uart0_pins, 2, false), 3055458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("uart1_grp", southwest_uart1_pins, 1, false), 3065458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("uart2_grp", southwest_uart2_pins, 1, false), 3075458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("hda_grp", southwest_hda_pins, 2, false), 3085458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c0_grp", southwest_i2c0_pins, 1, true), 3095458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c1_grp", southwest_i2c1_pins, 1, true), 3105458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c2_grp", southwest_i2c2_pins, 1, true), 3115458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c3_grp", southwest_i2c3_pins, 1, true), 3125458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c4_grp", southwest_i2c4_pins, 1, true), 3135458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c5_grp", southwest_i2c5_pins, 1, true), 3145458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c6_grp", southwest_i2c6_pins, 1, true), 3155458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("i2c_nfc_grp", southwest_i2c_nfc_pins, 2, true), 3166e08d6bbSMika Westerberg 3176e08d6bbSMika Westerberg PIN_GROUP_WITH_OVERRIDE("lpe_grp", southwest_lpe_pins, 1, false, 3186e08d6bbSMika Westerberg southwest_lpe_altfuncs), 3196e08d6bbSMika Westerberg PIN_GROUP_WITH_OVERRIDE("spi3_grp", southwest_spi3_pins, 2, false, 3206e08d6bbSMika Westerberg southwest_spi3_altfuncs), 3216e08d6bbSMika Westerberg }; 3226e08d6bbSMika Westerberg 3236e08d6bbSMika Westerberg static const char * const southwest_uart0_groups[] = { "uart0_grp" }; 3246e08d6bbSMika Westerberg static const char * const southwest_uart1_groups[] = { "uart1_grp" }; 3256e08d6bbSMika Westerberg static const char * const southwest_uart2_groups[] = { "uart2_grp" }; 3266e08d6bbSMika Westerberg static const char * const southwest_hda_groups[] = { "hda_grp" }; 3276e08d6bbSMika Westerberg static const char * const southwest_lpe_groups[] = { "lpe_grp" }; 3286e08d6bbSMika Westerberg static const char * const southwest_i2c0_groups[] = { "i2c0_grp" }; 3296e08d6bbSMika Westerberg static const char * const southwest_i2c1_groups[] = { "i2c1_grp" }; 3306e08d6bbSMika Westerberg static const char * const southwest_i2c2_groups[] = { "i2c2_grp" }; 3316e08d6bbSMika Westerberg static const char * const southwest_i2c3_groups[] = { "i2c3_grp" }; 3326e08d6bbSMika Westerberg static const char * const southwest_i2c4_groups[] = { "i2c4_grp" }; 3336e08d6bbSMika Westerberg static const char * const southwest_i2c5_groups[] = { "i2c5_grp" }; 3346e08d6bbSMika Westerberg static const char * const southwest_i2c6_groups[] = { "i2c6_grp" }; 3356e08d6bbSMika Westerberg static const char * const southwest_i2c_nfc_groups[] = { "i2c_nfc_grp" }; 3366e08d6bbSMika Westerberg static const char * const southwest_spi3_groups[] = { "spi3_grp" }; 3376e08d6bbSMika Westerberg 3386e08d6bbSMika Westerberg /* 3396e08d6bbSMika Westerberg * Only do pinmuxing for certain LPSS devices for now. Rest of the pins are 3406e08d6bbSMika Westerberg * enabled only as GPIOs. 3416e08d6bbSMika Westerberg */ 3425458b7ceSAndy Shevchenko static const struct intel_function southwest_functions[] = { 3436e08d6bbSMika Westerberg FUNCTION("uart0", southwest_uart0_groups), 3446e08d6bbSMika Westerberg FUNCTION("uart1", southwest_uart1_groups), 3456e08d6bbSMika Westerberg FUNCTION("uart2", southwest_uart2_groups), 3466e08d6bbSMika Westerberg FUNCTION("hda", southwest_hda_groups), 3476e08d6bbSMika Westerberg FUNCTION("lpe", southwest_lpe_groups), 3486e08d6bbSMika Westerberg FUNCTION("i2c0", southwest_i2c0_groups), 3496e08d6bbSMika Westerberg FUNCTION("i2c1", southwest_i2c1_groups), 3506e08d6bbSMika Westerberg FUNCTION("i2c2", southwest_i2c2_groups), 3516e08d6bbSMika Westerberg FUNCTION("i2c3", southwest_i2c3_groups), 3526e08d6bbSMika Westerberg FUNCTION("i2c4", southwest_i2c4_groups), 3536e08d6bbSMika Westerberg FUNCTION("i2c5", southwest_i2c5_groups), 3546e08d6bbSMika Westerberg FUNCTION("i2c6", southwest_i2c6_groups), 3556e08d6bbSMika Westerberg FUNCTION("i2c_nfc", southwest_i2c_nfc_groups), 3566e08d6bbSMika Westerberg FUNCTION("spi3", southwest_spi3_groups), 3576e08d6bbSMika Westerberg }; 3586e08d6bbSMika Westerberg 3596e08d6bbSMika Westerberg static const struct chv_gpio_pinrange southwest_gpio_ranges[] = { 3606e08d6bbSMika Westerberg GPIO_PINRANGE(0, 7), 3616e08d6bbSMika Westerberg GPIO_PINRANGE(15, 22), 3626e08d6bbSMika Westerberg GPIO_PINRANGE(30, 37), 3636e08d6bbSMika Westerberg GPIO_PINRANGE(45, 52), 3646e08d6bbSMika Westerberg GPIO_PINRANGE(60, 67), 3656e08d6bbSMika Westerberg GPIO_PINRANGE(75, 82), 3666e08d6bbSMika Westerberg GPIO_PINRANGE(90, 97), 3676e08d6bbSMika Westerberg }; 3686e08d6bbSMika Westerberg 3696e08d6bbSMika Westerberg static const struct chv_community southwest_community = { 3706e08d6bbSMika Westerberg .uid = "1", 3716e08d6bbSMika Westerberg .pins = southwest_pins, 3726e08d6bbSMika Westerberg .npins = ARRAY_SIZE(southwest_pins), 3736e08d6bbSMika Westerberg .groups = southwest_groups, 3746e08d6bbSMika Westerberg .ngroups = ARRAY_SIZE(southwest_groups), 3756e08d6bbSMika Westerberg .functions = southwest_functions, 3766e08d6bbSMika Westerberg .nfunctions = ARRAY_SIZE(southwest_functions), 3776e08d6bbSMika Westerberg .gpio_ranges = southwest_gpio_ranges, 3786e08d6bbSMika Westerberg .ngpio_ranges = ARRAY_SIZE(southwest_gpio_ranges), 37947c950d1SMika Westerberg /* 38017d49c62SAndy Shevchenko * Southwest community can generate GPIO interrupts only for the 38147c950d1SMika Westerberg * first 8 interrupts. The upper half (8-15) can only be used to 38247c950d1SMika Westerberg * trigger GPEs. 38347c950d1SMika Westerberg */ 38447c950d1SMika Westerberg .nirqs = 8, 385a0b02859SHans de Goede .acpi_space_id = 0x91, 3866e08d6bbSMika Westerberg }; 3876e08d6bbSMika Westerberg 3886e08d6bbSMika Westerberg static const struct pinctrl_pin_desc north_pins[] = { 3896e08d6bbSMika Westerberg PINCTRL_PIN(0, "GPIO_DFX_0"), 3906e08d6bbSMika Westerberg PINCTRL_PIN(1, "GPIO_DFX_3"), 3916e08d6bbSMika Westerberg PINCTRL_PIN(2, "GPIO_DFX_7"), 3926e08d6bbSMika Westerberg PINCTRL_PIN(3, "GPIO_DFX_1"), 3936e08d6bbSMika Westerberg PINCTRL_PIN(4, "GPIO_DFX_5"), 3946e08d6bbSMika Westerberg PINCTRL_PIN(5, "GPIO_DFX_4"), 3956e08d6bbSMika Westerberg PINCTRL_PIN(6, "GPIO_DFX_8"), 3966e08d6bbSMika Westerberg PINCTRL_PIN(7, "GPIO_DFX_2"), 3976e08d6bbSMika Westerberg PINCTRL_PIN(8, "GPIO_DFX_6"), 3986e08d6bbSMika Westerberg 3996e08d6bbSMika Westerberg PINCTRL_PIN(15, "GPIO_SUS0"), 4006e08d6bbSMika Westerberg PINCTRL_PIN(16, "SEC_GPIO_SUS10"), 4016e08d6bbSMika Westerberg PINCTRL_PIN(17, "GPIO_SUS3"), 4026e08d6bbSMika Westerberg PINCTRL_PIN(18, "GPIO_SUS7"), 4036e08d6bbSMika Westerberg PINCTRL_PIN(19, "GPIO_SUS1"), 4046e08d6bbSMika Westerberg PINCTRL_PIN(20, "GPIO_SUS5"), 4056e08d6bbSMika Westerberg PINCTRL_PIN(21, "SEC_GPIO_SUS11"), 4066e08d6bbSMika Westerberg PINCTRL_PIN(22, "GPIO_SUS4"), 4076e08d6bbSMika Westerberg PINCTRL_PIN(23, "SEC_GPIO_SUS8"), 4086e08d6bbSMika Westerberg PINCTRL_PIN(24, "GPIO_SUS2"), 4096e08d6bbSMika Westerberg PINCTRL_PIN(25, "GPIO_SUS6"), 4106e08d6bbSMika Westerberg PINCTRL_PIN(26, "CX_PREQ_B"), 4116e08d6bbSMika Westerberg PINCTRL_PIN(27, "SEC_GPIO_SUS9"), 4126e08d6bbSMika Westerberg 4136e08d6bbSMika Westerberg PINCTRL_PIN(30, "TRST_B"), 4146e08d6bbSMika Westerberg PINCTRL_PIN(31, "TCK"), 4156e08d6bbSMika Westerberg PINCTRL_PIN(32, "PROCHOT_B"), 4166e08d6bbSMika Westerberg PINCTRL_PIN(33, "SVIDO_DATA"), 4176e08d6bbSMika Westerberg PINCTRL_PIN(34, "TMS"), 4186e08d6bbSMika Westerberg PINCTRL_PIN(35, "CX_PRDY_B_2"), 4196e08d6bbSMika Westerberg PINCTRL_PIN(36, "TDO_2"), 4206e08d6bbSMika Westerberg PINCTRL_PIN(37, "CX_PRDY_B"), 4216e08d6bbSMika Westerberg PINCTRL_PIN(38, "SVIDO_ALERT_B"), 4226e08d6bbSMika Westerberg PINCTRL_PIN(39, "TDO"), 4236e08d6bbSMika Westerberg PINCTRL_PIN(40, "SVIDO_CLK"), 4246e08d6bbSMika Westerberg PINCTRL_PIN(41, "TDI"), 4256e08d6bbSMika Westerberg 4266e08d6bbSMika Westerberg PINCTRL_PIN(45, "GP_CAMERASB_05"), 4276e08d6bbSMika Westerberg PINCTRL_PIN(46, "GP_CAMERASB_02"), 4286e08d6bbSMika Westerberg PINCTRL_PIN(47, "GP_CAMERASB_08"), 4296e08d6bbSMika Westerberg PINCTRL_PIN(48, "GP_CAMERASB_00"), 4306e08d6bbSMika Westerberg PINCTRL_PIN(49, "GP_CAMERASB_06"), 4316e08d6bbSMika Westerberg PINCTRL_PIN(50, "GP_CAMERASB_10"), 4326e08d6bbSMika Westerberg PINCTRL_PIN(51, "GP_CAMERASB_03"), 4336e08d6bbSMika Westerberg PINCTRL_PIN(52, "GP_CAMERASB_09"), 4346e08d6bbSMika Westerberg PINCTRL_PIN(53, "GP_CAMERASB_01"), 4356e08d6bbSMika Westerberg PINCTRL_PIN(54, "GP_CAMERASB_07"), 4366e08d6bbSMika Westerberg PINCTRL_PIN(55, "GP_CAMERASB_11"), 4376e08d6bbSMika Westerberg PINCTRL_PIN(56, "GP_CAMERASB_04"), 4386e08d6bbSMika Westerberg 4396e08d6bbSMika Westerberg PINCTRL_PIN(60, "PANEL0_BKLTEN"), 4406e08d6bbSMika Westerberg PINCTRL_PIN(61, "HV_DDI0_HPD"), 4416e08d6bbSMika Westerberg PINCTRL_PIN(62, "HV_DDI2_DDC_SDA"), 4426e08d6bbSMika Westerberg PINCTRL_PIN(63, "PANEL1_BKLTCTL"), 4436e08d6bbSMika Westerberg PINCTRL_PIN(64, "HV_DDI1_HPD"), 4446e08d6bbSMika Westerberg PINCTRL_PIN(65, "PANEL0_BKLTCTL"), 4456e08d6bbSMika Westerberg PINCTRL_PIN(66, "HV_DDI0_DDC_SDA"), 4466e08d6bbSMika Westerberg PINCTRL_PIN(67, "HV_DDI2_DDC_SCL"), 4476e08d6bbSMika Westerberg PINCTRL_PIN(68, "HV_DDI2_HPD"), 4486e08d6bbSMika Westerberg PINCTRL_PIN(69, "PANEL1_VDDEN"), 4496e08d6bbSMika Westerberg PINCTRL_PIN(70, "PANEL1_BKLTEN"), 4506e08d6bbSMika Westerberg PINCTRL_PIN(71, "HV_DDI0_DDC_SCL"), 4516e08d6bbSMika Westerberg PINCTRL_PIN(72, "PANEL0_VDDEN"), 4526e08d6bbSMika Westerberg }; 4536e08d6bbSMika Westerberg 4546e08d6bbSMika Westerberg static const struct chv_gpio_pinrange north_gpio_ranges[] = { 4556e08d6bbSMika Westerberg GPIO_PINRANGE(0, 8), 4566e08d6bbSMika Westerberg GPIO_PINRANGE(15, 27), 4576e08d6bbSMika Westerberg GPIO_PINRANGE(30, 41), 4586e08d6bbSMika Westerberg GPIO_PINRANGE(45, 56), 4596e08d6bbSMika Westerberg GPIO_PINRANGE(60, 72), 4606e08d6bbSMika Westerberg }; 4616e08d6bbSMika Westerberg 4626e08d6bbSMika Westerberg static const struct chv_community north_community = { 4636e08d6bbSMika Westerberg .uid = "2", 4646e08d6bbSMika Westerberg .pins = north_pins, 4656e08d6bbSMika Westerberg .npins = ARRAY_SIZE(north_pins), 4666e08d6bbSMika Westerberg .gpio_ranges = north_gpio_ranges, 4676e08d6bbSMika Westerberg .ngpio_ranges = ARRAY_SIZE(north_gpio_ranges), 46847c950d1SMika Westerberg /* 469505485a8SChris Gorman * North community can generate GPIO interrupts only for the first 47047c950d1SMika Westerberg * 8 interrupts. The upper half (8-15) can only be used to trigger 47147c950d1SMika Westerberg * GPEs. 47247c950d1SMika Westerberg */ 47347c950d1SMika Westerberg .nirqs = 8, 474a0b02859SHans de Goede .acpi_space_id = 0x92, 4756e08d6bbSMika Westerberg }; 4766e08d6bbSMika Westerberg 4776e08d6bbSMika Westerberg static const struct pinctrl_pin_desc east_pins[] = { 4786e08d6bbSMika Westerberg PINCTRL_PIN(0, "PMU_SLP_S3_B"), 4796e08d6bbSMika Westerberg PINCTRL_PIN(1, "PMU_BATLOW_B"), 4806e08d6bbSMika Westerberg PINCTRL_PIN(2, "SUS_STAT_B"), 4816e08d6bbSMika Westerberg PINCTRL_PIN(3, "PMU_SLP_S0IX_B"), 4826e08d6bbSMika Westerberg PINCTRL_PIN(4, "PMU_AC_PRESENT"), 4836e08d6bbSMika Westerberg PINCTRL_PIN(5, "PMU_PLTRST_B"), 4846e08d6bbSMika Westerberg PINCTRL_PIN(6, "PMU_SUSCLK"), 4856e08d6bbSMika Westerberg PINCTRL_PIN(7, "PMU_SLP_LAN_B"), 4866e08d6bbSMika Westerberg PINCTRL_PIN(8, "PMU_PWRBTN_B"), 4876e08d6bbSMika Westerberg PINCTRL_PIN(9, "PMU_SLP_S4_B"), 4886e08d6bbSMika Westerberg PINCTRL_PIN(10, "PMU_WAKE_B"), 4896e08d6bbSMika Westerberg PINCTRL_PIN(11, "PMU_WAKE_LAN_B"), 4906e08d6bbSMika Westerberg 4916e08d6bbSMika Westerberg PINCTRL_PIN(15, "MF_ISH_GPIO_3"), 4926e08d6bbSMika Westerberg PINCTRL_PIN(16, "MF_ISH_GPIO_7"), 4936e08d6bbSMika Westerberg PINCTRL_PIN(17, "MF_ISH_I2C1_SCL"), 4946e08d6bbSMika Westerberg PINCTRL_PIN(18, "MF_ISH_GPIO_1"), 4956e08d6bbSMika Westerberg PINCTRL_PIN(19, "MF_ISH_GPIO_5"), 4966e08d6bbSMika Westerberg PINCTRL_PIN(20, "MF_ISH_GPIO_9"), 4976e08d6bbSMika Westerberg PINCTRL_PIN(21, "MF_ISH_GPIO_0"), 4986e08d6bbSMika Westerberg PINCTRL_PIN(22, "MF_ISH_GPIO_4"), 4996e08d6bbSMika Westerberg PINCTRL_PIN(23, "MF_ISH_GPIO_8"), 5006e08d6bbSMika Westerberg PINCTRL_PIN(24, "MF_ISH_GPIO_2"), 5016e08d6bbSMika Westerberg PINCTRL_PIN(25, "MF_ISH_GPIO_6"), 5026e08d6bbSMika Westerberg PINCTRL_PIN(26, "MF_ISH_I2C1_SDA"), 5036e08d6bbSMika Westerberg }; 5046e08d6bbSMika Westerberg 5056e08d6bbSMika Westerberg static const struct chv_gpio_pinrange east_gpio_ranges[] = { 5066e08d6bbSMika Westerberg GPIO_PINRANGE(0, 11), 5076e08d6bbSMika Westerberg GPIO_PINRANGE(15, 26), 5086e08d6bbSMika Westerberg }; 5096e08d6bbSMika Westerberg 5106e08d6bbSMika Westerberg static const struct chv_community east_community = { 5116e08d6bbSMika Westerberg .uid = "3", 5126e08d6bbSMika Westerberg .pins = east_pins, 5136e08d6bbSMika Westerberg .npins = ARRAY_SIZE(east_pins), 5146e08d6bbSMika Westerberg .gpio_ranges = east_gpio_ranges, 5156e08d6bbSMika Westerberg .ngpio_ranges = ARRAY_SIZE(east_gpio_ranges), 51647c950d1SMika Westerberg .nirqs = 16, 517a0b02859SHans de Goede .acpi_space_id = 0x93, 5186e08d6bbSMika Westerberg }; 5196e08d6bbSMika Westerberg 5206e08d6bbSMika Westerberg static const struct pinctrl_pin_desc southeast_pins[] = { 5216e08d6bbSMika Westerberg PINCTRL_PIN(0, "MF_PLT_CLK0"), 5226e08d6bbSMika Westerberg PINCTRL_PIN(1, "PWM1"), 5236e08d6bbSMika Westerberg PINCTRL_PIN(2, "MF_PLT_CLK1"), 5246e08d6bbSMika Westerberg PINCTRL_PIN(3, "MF_PLT_CLK4"), 5256e08d6bbSMika Westerberg PINCTRL_PIN(4, "MF_PLT_CLK3"), 5266e08d6bbSMika Westerberg PINCTRL_PIN(5, "PWM0"), 5276e08d6bbSMika Westerberg PINCTRL_PIN(6, "MF_PLT_CLK5"), 5286e08d6bbSMika Westerberg PINCTRL_PIN(7, "MF_PLT_CLK2"), 5296e08d6bbSMika Westerberg 5306e08d6bbSMika Westerberg PINCTRL_PIN(15, "SDMMC2_D3_CD_B"), 5316e08d6bbSMika Westerberg PINCTRL_PIN(16, "SDMMC1_CLK"), 5326e08d6bbSMika Westerberg PINCTRL_PIN(17, "SDMMC1_D0"), 5336e08d6bbSMika Westerberg PINCTRL_PIN(18, "SDMMC2_D1"), 5346e08d6bbSMika Westerberg PINCTRL_PIN(19, "SDMMC2_CLK"), 5356e08d6bbSMika Westerberg PINCTRL_PIN(20, "SDMMC1_D2"), 5366e08d6bbSMika Westerberg PINCTRL_PIN(21, "SDMMC2_D2"), 5376e08d6bbSMika Westerberg PINCTRL_PIN(22, "SDMMC2_CMD"), 5386e08d6bbSMika Westerberg PINCTRL_PIN(23, "SDMMC1_CMD"), 5396e08d6bbSMika Westerberg PINCTRL_PIN(24, "SDMMC1_D1"), 5406e08d6bbSMika Westerberg PINCTRL_PIN(25, "SDMMC2_D0"), 5416e08d6bbSMika Westerberg PINCTRL_PIN(26, "SDMMC1_D3_CD_B"), 5426e08d6bbSMika Westerberg 5436e08d6bbSMika Westerberg PINCTRL_PIN(30, "SDMMC3_D1"), 5446e08d6bbSMika Westerberg PINCTRL_PIN(31, "SDMMC3_CLK"), 5456e08d6bbSMika Westerberg PINCTRL_PIN(32, "SDMMC3_D3"), 5466e08d6bbSMika Westerberg PINCTRL_PIN(33, "SDMMC3_D2"), 5476e08d6bbSMika Westerberg PINCTRL_PIN(34, "SDMMC3_CMD"), 5486e08d6bbSMika Westerberg PINCTRL_PIN(35, "SDMMC3_D0"), 5496e08d6bbSMika Westerberg 5506e08d6bbSMika Westerberg PINCTRL_PIN(45, "MF_LPC_AD2"), 5516e08d6bbSMika Westerberg PINCTRL_PIN(46, "LPC_CLKRUNB"), 5526e08d6bbSMika Westerberg PINCTRL_PIN(47, "MF_LPC_AD0"), 5536e08d6bbSMika Westerberg PINCTRL_PIN(48, "LPC_FRAMEB"), 5546e08d6bbSMika Westerberg PINCTRL_PIN(49, "MF_LPC_CLKOUT1"), 5556e08d6bbSMika Westerberg PINCTRL_PIN(50, "MF_LPC_AD3"), 5566e08d6bbSMika Westerberg PINCTRL_PIN(51, "MF_LPC_CLKOUT0"), 5576e08d6bbSMika Westerberg PINCTRL_PIN(52, "MF_LPC_AD1"), 5586e08d6bbSMika Westerberg 5596e08d6bbSMika Westerberg PINCTRL_PIN(60, "SPI1_MISO"), 5606e08d6bbSMika Westerberg PINCTRL_PIN(61, "SPI1_CSO_B"), 5616e08d6bbSMika Westerberg PINCTRL_PIN(62, "SPI1_CLK"), 5626e08d6bbSMika Westerberg PINCTRL_PIN(63, "MMC1_D6"), 5636e08d6bbSMika Westerberg PINCTRL_PIN(64, "SPI1_MOSI"), 5646e08d6bbSMika Westerberg PINCTRL_PIN(65, "MMC1_D5"), 5656e08d6bbSMika Westerberg PINCTRL_PIN(66, "SPI1_CS1_B"), 5666e08d6bbSMika Westerberg PINCTRL_PIN(67, "MMC1_D4_SD_WE"), 5676e08d6bbSMika Westerberg PINCTRL_PIN(68, "MMC1_D7"), 5686e08d6bbSMika Westerberg PINCTRL_PIN(69, "MMC1_RCLK"), 5696e08d6bbSMika Westerberg 5706e08d6bbSMika Westerberg PINCTRL_PIN(75, "USB_OC1_B"), 5716e08d6bbSMika Westerberg PINCTRL_PIN(76, "PMU_RESETBUTTON_B"), 5726e08d6bbSMika Westerberg PINCTRL_PIN(77, "GPIO_ALERT"), 5736e08d6bbSMika Westerberg PINCTRL_PIN(78, "SDMMC3_PWR_EN_B"), 5746e08d6bbSMika Westerberg PINCTRL_PIN(79, "ILB_SERIRQ"), 5756e08d6bbSMika Westerberg PINCTRL_PIN(80, "USB_OC0_B"), 5766e08d6bbSMika Westerberg PINCTRL_PIN(81, "SDMMC3_CD_B"), 5776e08d6bbSMika Westerberg PINCTRL_PIN(82, "SPKR"), 5786e08d6bbSMika Westerberg PINCTRL_PIN(83, "SUSPWRDNACK"), 5796e08d6bbSMika Westerberg PINCTRL_PIN(84, "SPARE_PIN"), 5806e08d6bbSMika Westerberg PINCTRL_PIN(85, "SDMMC3_1P8_EN"), 5816e08d6bbSMika Westerberg }; 5826e08d6bbSMika Westerberg 5836e08d6bbSMika Westerberg static const unsigned southeast_pwm0_pins[] = { 5 }; 5846e08d6bbSMika Westerberg static const unsigned southeast_pwm1_pins[] = { 1 }; 5856e08d6bbSMika Westerberg static const unsigned southeast_sdmmc1_pins[] = { 5866e08d6bbSMika Westerberg 16, 17, 20, 23, 24, 26, 63, 65, 67, 68, 69, 5876e08d6bbSMika Westerberg }; 5886e08d6bbSMika Westerberg static const unsigned southeast_sdmmc2_pins[] = { 15, 18, 19, 21, 22, 25 }; 5896e08d6bbSMika Westerberg static const unsigned southeast_sdmmc3_pins[] = { 5906e08d6bbSMika Westerberg 30, 31, 32, 33, 34, 35, 78, 81, 85, 5916e08d6bbSMika Westerberg }; 5926e08d6bbSMika Westerberg static const unsigned southeast_spi1_pins[] = { 60, 61, 62, 64, 66 }; 5936e08d6bbSMika Westerberg static const unsigned southeast_spi2_pins[] = { 2, 3, 4, 6, 7 }; 5946e08d6bbSMika Westerberg 5956e08d6bbSMika Westerberg static const struct chv_pingroup southeast_groups[] = { 5965458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("pwm0_grp", southeast_pwm0_pins, 1, false), 5975458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("pwm1_grp", southeast_pwm1_pins, 1, false), 5985458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("sdmmc1_grp", southeast_sdmmc1_pins, 1, false), 5995458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("sdmmc2_grp", southeast_sdmmc2_pins, 1, false), 6005458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("sdmmc3_grp", southeast_sdmmc3_pins, 1, false), 6015458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("spi1_grp", southeast_spi1_pins, 1, false), 6025458b7ceSAndy Shevchenko PIN_GROUP_WITH_ALT("spi2_grp", southeast_spi2_pins, 4, false), 6036e08d6bbSMika Westerberg }; 6046e08d6bbSMika Westerberg 6056e08d6bbSMika Westerberg static const char * const southeast_pwm0_groups[] = { "pwm0_grp" }; 6066e08d6bbSMika Westerberg static const char * const southeast_pwm1_groups[] = { "pwm1_grp" }; 6076e08d6bbSMika Westerberg static const char * const southeast_sdmmc1_groups[] = { "sdmmc1_grp" }; 6086e08d6bbSMika Westerberg static const char * const southeast_sdmmc2_groups[] = { "sdmmc2_grp" }; 6096e08d6bbSMika Westerberg static const char * const southeast_sdmmc3_groups[] = { "sdmmc3_grp" }; 6106e08d6bbSMika Westerberg static const char * const southeast_spi1_groups[] = { "spi1_grp" }; 6116e08d6bbSMika Westerberg static const char * const southeast_spi2_groups[] = { "spi2_grp" }; 6126e08d6bbSMika Westerberg 6135458b7ceSAndy Shevchenko static const struct intel_function southeast_functions[] = { 6146e08d6bbSMika Westerberg FUNCTION("pwm0", southeast_pwm0_groups), 6156e08d6bbSMika Westerberg FUNCTION("pwm1", southeast_pwm1_groups), 6166e08d6bbSMika Westerberg FUNCTION("sdmmc1", southeast_sdmmc1_groups), 6176e08d6bbSMika Westerberg FUNCTION("sdmmc2", southeast_sdmmc2_groups), 6186e08d6bbSMika Westerberg FUNCTION("sdmmc3", southeast_sdmmc3_groups), 6196e08d6bbSMika Westerberg FUNCTION("spi1", southeast_spi1_groups), 6206e08d6bbSMika Westerberg FUNCTION("spi2", southeast_spi2_groups), 6216e08d6bbSMika Westerberg }; 6226e08d6bbSMika Westerberg 6236e08d6bbSMika Westerberg static const struct chv_gpio_pinrange southeast_gpio_ranges[] = { 6246e08d6bbSMika Westerberg GPIO_PINRANGE(0, 7), 6256e08d6bbSMika Westerberg GPIO_PINRANGE(15, 26), 6266e08d6bbSMika Westerberg GPIO_PINRANGE(30, 35), 6276e08d6bbSMika Westerberg GPIO_PINRANGE(45, 52), 6286e08d6bbSMika Westerberg GPIO_PINRANGE(60, 69), 6296e08d6bbSMika Westerberg GPIO_PINRANGE(75, 85), 6306e08d6bbSMika Westerberg }; 6316e08d6bbSMika Westerberg 6326e08d6bbSMika Westerberg static const struct chv_community southeast_community = { 6336e08d6bbSMika Westerberg .uid = "4", 6346e08d6bbSMika Westerberg .pins = southeast_pins, 6356e08d6bbSMika Westerberg .npins = ARRAY_SIZE(southeast_pins), 6366e08d6bbSMika Westerberg .groups = southeast_groups, 6376e08d6bbSMika Westerberg .ngroups = ARRAY_SIZE(southeast_groups), 6386e08d6bbSMika Westerberg .functions = southeast_functions, 6396e08d6bbSMika Westerberg .nfunctions = ARRAY_SIZE(southeast_functions), 6406e08d6bbSMika Westerberg .gpio_ranges = southeast_gpio_ranges, 6416e08d6bbSMika Westerberg .ngpio_ranges = ARRAY_SIZE(southeast_gpio_ranges), 64247c950d1SMika Westerberg .nirqs = 16, 643a0b02859SHans de Goede .acpi_space_id = 0x94, 6446e08d6bbSMika Westerberg }; 6456e08d6bbSMika Westerberg 6466e08d6bbSMika Westerberg static const struct chv_community *chv_communities[] = { 6476e08d6bbSMika Westerberg &southwest_community, 6486e08d6bbSMika Westerberg &north_community, 6496e08d6bbSMika Westerberg &east_community, 6506e08d6bbSMika Westerberg &southeast_community, 6516e08d6bbSMika Westerberg }; 6526e08d6bbSMika Westerberg 6530bd50d71SDan O'Donovan /* 6540bd50d71SDan O'Donovan * Lock to serialize register accesses 6550bd50d71SDan O'Donovan * 6560bd50d71SDan O'Donovan * Due to a silicon issue, a shared lock must be used to prevent 6570bd50d71SDan O'Donovan * concurrent accesses across the 4 GPIO controllers. 6580bd50d71SDan O'Donovan * 6590bd50d71SDan O'Donovan * See Intel Atom Z8000 Processor Series Specification Update (Rev. 005), 6600bd50d71SDan O'Donovan * errata #CHT34, for further information. 6610bd50d71SDan O'Donovan */ 6620bd50d71SDan O'Donovan static DEFINE_RAW_SPINLOCK(chv_lock); 6630bd50d71SDan O'Donovan 6644e737af8SAndy Shevchenko static void __iomem *chv_padreg(struct chv_pinctrl *pctrl, unsigned int offset, 6654e737af8SAndy Shevchenko unsigned int reg) 6666e08d6bbSMika Westerberg { 6674e737af8SAndy Shevchenko unsigned int family_no = offset / MAX_FAMILY_PAD_GPIO_NO; 6684e737af8SAndy Shevchenko unsigned int pad_no = offset % MAX_FAMILY_PAD_GPIO_NO; 6696e08d6bbSMika Westerberg 6706e08d6bbSMika Westerberg offset = FAMILY_PAD_REGS_OFF + FAMILY_PAD_REGS_SIZE * family_no + 6716e08d6bbSMika Westerberg GPIO_REGS_SIZE * pad_no; 6726e08d6bbSMika Westerberg 6736e08d6bbSMika Westerberg return pctrl->regs + offset + reg; 6746e08d6bbSMika Westerberg } 6756e08d6bbSMika Westerberg 6766e08d6bbSMika Westerberg static void chv_writel(u32 value, void __iomem *reg) 6776e08d6bbSMika Westerberg { 6786e08d6bbSMika Westerberg writel(value, reg); 6796e08d6bbSMika Westerberg /* simple readback to confirm the bus transferring done */ 6806e08d6bbSMika Westerberg readl(reg); 6816e08d6bbSMika Westerberg } 6826e08d6bbSMika Westerberg 6836e08d6bbSMika Westerberg /* When Pad Cfg is locked, driver can only change GPIOTXState or GPIORXState */ 6844e737af8SAndy Shevchenko static bool chv_pad_locked(struct chv_pinctrl *pctrl, unsigned int offset) 6856e08d6bbSMika Westerberg { 6866e08d6bbSMika Westerberg void __iomem *reg; 6876e08d6bbSMika Westerberg 6886e08d6bbSMika Westerberg reg = chv_padreg(pctrl, offset, CHV_PADCTRL1); 6896e08d6bbSMika Westerberg return readl(reg) & CHV_PADCTRL1_CFGLOCK; 6906e08d6bbSMika Westerberg } 6916e08d6bbSMika Westerberg 6926e08d6bbSMika Westerberg static int chv_get_groups_count(struct pinctrl_dev *pctldev) 6936e08d6bbSMika Westerberg { 6946e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 6956e08d6bbSMika Westerberg 6966e08d6bbSMika Westerberg return pctrl->community->ngroups; 6976e08d6bbSMika Westerberg } 6986e08d6bbSMika Westerberg 6996e08d6bbSMika Westerberg static const char *chv_get_group_name(struct pinctrl_dev *pctldev, 7004e737af8SAndy Shevchenko unsigned int group) 7016e08d6bbSMika Westerberg { 7026e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7036e08d6bbSMika Westerberg 7046e08d6bbSMika Westerberg return pctrl->community->groups[group].name; 7056e08d6bbSMika Westerberg } 7066e08d6bbSMika Westerberg 7074e737af8SAndy Shevchenko static int chv_get_group_pins(struct pinctrl_dev *pctldev, unsigned int group, 7084e737af8SAndy Shevchenko const unsigned int **pins, unsigned int *npins) 7096e08d6bbSMika Westerberg { 7106e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7116e08d6bbSMika Westerberg 7126e08d6bbSMika Westerberg *pins = pctrl->community->groups[group].pins; 7136e08d6bbSMika Westerberg *npins = pctrl->community->groups[group].npins; 7146e08d6bbSMika Westerberg return 0; 7156e08d6bbSMika Westerberg } 7166e08d6bbSMika Westerberg 7176e08d6bbSMika Westerberg static void chv_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s, 7184e737af8SAndy Shevchenko unsigned int offset) 7196e08d6bbSMika Westerberg { 7206e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7216e08d6bbSMika Westerberg unsigned long flags; 7226e08d6bbSMika Westerberg u32 ctrl0, ctrl1; 7236e08d6bbSMika Westerberg bool locked; 7246e08d6bbSMika Westerberg 7250bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 7266e08d6bbSMika Westerberg 7276e08d6bbSMika Westerberg ctrl0 = readl(chv_padreg(pctrl, offset, CHV_PADCTRL0)); 7286e08d6bbSMika Westerberg ctrl1 = readl(chv_padreg(pctrl, offset, CHV_PADCTRL1)); 7296e08d6bbSMika Westerberg locked = chv_pad_locked(pctrl, offset); 7306e08d6bbSMika Westerberg 7310bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 7326e08d6bbSMika Westerberg 7336e08d6bbSMika Westerberg if (ctrl0 & CHV_PADCTRL0_GPIOEN) { 7346e08d6bbSMika Westerberg seq_puts(s, "GPIO "); 7356e08d6bbSMika Westerberg } else { 7366e08d6bbSMika Westerberg u32 mode; 7376e08d6bbSMika Westerberg 7386e08d6bbSMika Westerberg mode = ctrl0 & CHV_PADCTRL0_PMODE_MASK; 7396e08d6bbSMika Westerberg mode >>= CHV_PADCTRL0_PMODE_SHIFT; 7406e08d6bbSMika Westerberg 7416e08d6bbSMika Westerberg seq_printf(s, "mode %d ", mode); 7426e08d6bbSMika Westerberg } 7436e08d6bbSMika Westerberg 744684373eaSMika Westerberg seq_printf(s, "0x%08x 0x%08x", ctrl0, ctrl1); 7456e08d6bbSMika Westerberg 7466e08d6bbSMika Westerberg if (locked) 7476e08d6bbSMika Westerberg seq_puts(s, " [LOCKED]"); 7486e08d6bbSMika Westerberg } 7496e08d6bbSMika Westerberg 7506e08d6bbSMika Westerberg static const struct pinctrl_ops chv_pinctrl_ops = { 7516e08d6bbSMika Westerberg .get_groups_count = chv_get_groups_count, 7526e08d6bbSMika Westerberg .get_group_name = chv_get_group_name, 7536e08d6bbSMika Westerberg .get_group_pins = chv_get_group_pins, 7546e08d6bbSMika Westerberg .pin_dbg_show = chv_pin_dbg_show, 7556e08d6bbSMika Westerberg }; 7566e08d6bbSMika Westerberg 7576e08d6bbSMika Westerberg static int chv_get_functions_count(struct pinctrl_dev *pctldev) 7586e08d6bbSMika Westerberg { 7596e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7606e08d6bbSMika Westerberg 7616e08d6bbSMika Westerberg return pctrl->community->nfunctions; 7626e08d6bbSMika Westerberg } 7636e08d6bbSMika Westerberg 7646e08d6bbSMika Westerberg static const char *chv_get_function_name(struct pinctrl_dev *pctldev, 7654e737af8SAndy Shevchenko unsigned int function) 7666e08d6bbSMika Westerberg { 7676e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7686e08d6bbSMika Westerberg 7696e08d6bbSMika Westerberg return pctrl->community->functions[function].name; 7706e08d6bbSMika Westerberg } 7716e08d6bbSMika Westerberg 7726e08d6bbSMika Westerberg static int chv_get_function_groups(struct pinctrl_dev *pctldev, 7734e737af8SAndy Shevchenko unsigned int function, 7746e08d6bbSMika Westerberg const char * const **groups, 7754e737af8SAndy Shevchenko unsigned int * const ngroups) 7766e08d6bbSMika Westerberg { 7776e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7786e08d6bbSMika Westerberg 7796e08d6bbSMika Westerberg *groups = pctrl->community->functions[function].groups; 7806e08d6bbSMika Westerberg *ngroups = pctrl->community->functions[function].ngroups; 7816e08d6bbSMika Westerberg return 0; 7826e08d6bbSMika Westerberg } 7836e08d6bbSMika Westerberg 7844e737af8SAndy Shevchenko static int chv_pinmux_set_mux(struct pinctrl_dev *pctldev, 7854e737af8SAndy Shevchenko unsigned int function, unsigned int group) 7866e08d6bbSMika Westerberg { 7876e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 7886e08d6bbSMika Westerberg const struct chv_pingroup *grp; 7896e08d6bbSMika Westerberg unsigned long flags; 7906e08d6bbSMika Westerberg int i; 7916e08d6bbSMika Westerberg 7926e08d6bbSMika Westerberg grp = &pctrl->community->groups[group]; 7936e08d6bbSMika Westerberg 7940bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 7956e08d6bbSMika Westerberg 7966e08d6bbSMika Westerberg /* Check first that the pad is not locked */ 7976e08d6bbSMika Westerberg for (i = 0; i < grp->npins; i++) { 7986e08d6bbSMika Westerberg if (chv_pad_locked(pctrl, grp->pins[i])) { 7996e08d6bbSMika Westerberg dev_warn(pctrl->dev, "unable to set mode for locked pin %u\n", 8006e08d6bbSMika Westerberg grp->pins[i]); 8010bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 8026e08d6bbSMika Westerberg return -EBUSY; 8036e08d6bbSMika Westerberg } 8046e08d6bbSMika Westerberg } 8056e08d6bbSMika Westerberg 8066e08d6bbSMika Westerberg for (i = 0; i < grp->npins; i++) { 8076e08d6bbSMika Westerberg const struct chv_alternate_function *altfunc = &grp->altfunc; 8086e08d6bbSMika Westerberg int pin = grp->pins[i]; 8096e08d6bbSMika Westerberg void __iomem *reg; 8106e08d6bbSMika Westerberg u32 value; 8116e08d6bbSMika Westerberg 8126e08d6bbSMika Westerberg /* Check if there is pin-specific config */ 8136e08d6bbSMika Westerberg if (grp->overrides) { 8146e08d6bbSMika Westerberg int j; 8156e08d6bbSMika Westerberg 8166e08d6bbSMika Westerberg for (j = 0; j < grp->noverrides; j++) { 8176e08d6bbSMika Westerberg if (grp->overrides[j].pin == pin) { 8186e08d6bbSMika Westerberg altfunc = &grp->overrides[j]; 8196e08d6bbSMika Westerberg break; 8206e08d6bbSMika Westerberg } 8216e08d6bbSMika Westerberg } 8226e08d6bbSMika Westerberg } 8236e08d6bbSMika Westerberg 8246e08d6bbSMika Westerberg reg = chv_padreg(pctrl, pin, CHV_PADCTRL0); 8256e08d6bbSMika Westerberg value = readl(reg); 8266e08d6bbSMika Westerberg /* Disable GPIO mode */ 8276e08d6bbSMika Westerberg value &= ~CHV_PADCTRL0_GPIOEN; 8286e08d6bbSMika Westerberg /* Set to desired mode */ 8296e08d6bbSMika Westerberg value &= ~CHV_PADCTRL0_PMODE_MASK; 8306e08d6bbSMika Westerberg value |= altfunc->mode << CHV_PADCTRL0_PMODE_SHIFT; 8316e08d6bbSMika Westerberg chv_writel(value, reg); 8326e08d6bbSMika Westerberg 8336e08d6bbSMika Westerberg /* Update for invert_oe */ 8346e08d6bbSMika Westerberg reg = chv_padreg(pctrl, pin, CHV_PADCTRL1); 8356e08d6bbSMika Westerberg value = readl(reg) & ~CHV_PADCTRL1_INVRXTX_MASK; 8366e08d6bbSMika Westerberg if (altfunc->invert_oe) 8376e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INVRXTX_TXENABLE; 8386e08d6bbSMika Westerberg chv_writel(value, reg); 8396e08d6bbSMika Westerberg 8406e08d6bbSMika Westerberg dev_dbg(pctrl->dev, "configured pin %u mode %u OE %sinverted\n", 8416e08d6bbSMika Westerberg pin, altfunc->mode, altfunc->invert_oe ? "" : "not "); 8426e08d6bbSMika Westerberg } 8436e08d6bbSMika Westerberg 8440bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 8456e08d6bbSMika Westerberg 8466e08d6bbSMika Westerberg return 0; 8476e08d6bbSMika Westerberg } 8486e08d6bbSMika Westerberg 849b6fb6e11SHans de Goede static void chv_gpio_clear_triggering(struct chv_pinctrl *pctrl, 850b6fb6e11SHans de Goede unsigned int offset) 851b6fb6e11SHans de Goede { 852b6fb6e11SHans de Goede void __iomem *reg; 853b6fb6e11SHans de Goede u32 value; 854b6fb6e11SHans de Goede 855b6fb6e11SHans de Goede reg = chv_padreg(pctrl, offset, CHV_PADCTRL1); 856b6fb6e11SHans de Goede value = readl(reg); 857b6fb6e11SHans de Goede value &= ~CHV_PADCTRL1_INTWAKECFG_MASK; 858b6fb6e11SHans de Goede value &= ~CHV_PADCTRL1_INVRXTX_MASK; 859b6fb6e11SHans de Goede chv_writel(value, reg); 860b6fb6e11SHans de Goede } 861b6fb6e11SHans de Goede 8626e08d6bbSMika Westerberg static int chv_gpio_request_enable(struct pinctrl_dev *pctldev, 8636e08d6bbSMika Westerberg struct pinctrl_gpio_range *range, 8644e737af8SAndy Shevchenko unsigned int offset) 8656e08d6bbSMika Westerberg { 8666e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 8676e08d6bbSMika Westerberg unsigned long flags; 8686e08d6bbSMika Westerberg void __iomem *reg; 8696e08d6bbSMika Westerberg u32 value; 8706e08d6bbSMika Westerberg 8710bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 8726e08d6bbSMika Westerberg 8736e08d6bbSMika Westerberg if (chv_pad_locked(pctrl, offset)) { 8746e08d6bbSMika Westerberg value = readl(chv_padreg(pctrl, offset, CHV_PADCTRL0)); 8756e08d6bbSMika Westerberg if (!(value & CHV_PADCTRL0_GPIOEN)) { 8766e08d6bbSMika Westerberg /* Locked so cannot enable */ 8770bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 8786e08d6bbSMika Westerberg return -EBUSY; 8796e08d6bbSMika Westerberg } 8806e08d6bbSMika Westerberg } else { 8816e08d6bbSMika Westerberg int i; 8826e08d6bbSMika Westerberg 8836e08d6bbSMika Westerberg /* Reset the interrupt mapping */ 8846e08d6bbSMika Westerberg for (i = 0; i < ARRAY_SIZE(pctrl->intr_lines); i++) { 8856e08d6bbSMika Westerberg if (pctrl->intr_lines[i] == offset) { 8866e08d6bbSMika Westerberg pctrl->intr_lines[i] = 0; 8876e08d6bbSMika Westerberg break; 8886e08d6bbSMika Westerberg } 8896e08d6bbSMika Westerberg } 8906e08d6bbSMika Westerberg 8916e08d6bbSMika Westerberg /* Disable interrupt generation */ 892b6fb6e11SHans de Goede chv_gpio_clear_triggering(pctrl, offset); 8936e08d6bbSMika Westerberg 8946e08d6bbSMika Westerberg reg = chv_padreg(pctrl, offset, CHV_PADCTRL0); 8952479c730SMika Westerberg value = readl(reg); 8962479c730SMika Westerberg 8972479c730SMika Westerberg /* 8982479c730SMika Westerberg * If the pin is in HiZ mode (both TX and RX buffers are 8992479c730SMika Westerberg * disabled) we turn it to be input now. 9002479c730SMika Westerberg */ 9012479c730SMika Westerberg if ((value & CHV_PADCTRL0_GPIOCFG_MASK) == 9022479c730SMika Westerberg (CHV_PADCTRL0_GPIOCFG_HIZ << CHV_PADCTRL0_GPIOCFG_SHIFT)) { 9032479c730SMika Westerberg value &= ~CHV_PADCTRL0_GPIOCFG_MASK; 9042479c730SMika Westerberg value |= CHV_PADCTRL0_GPIOCFG_GPI << 9052479c730SMika Westerberg CHV_PADCTRL0_GPIOCFG_SHIFT; 9062479c730SMika Westerberg } 9072479c730SMika Westerberg 9082479c730SMika Westerberg /* Switch to a GPIO mode */ 9092479c730SMika Westerberg value |= CHV_PADCTRL0_GPIOEN; 9106e08d6bbSMika Westerberg chv_writel(value, reg); 9116e08d6bbSMika Westerberg } 9126e08d6bbSMika Westerberg 9130bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 9146e08d6bbSMika Westerberg 9156e08d6bbSMika Westerberg return 0; 9166e08d6bbSMika Westerberg } 9176e08d6bbSMika Westerberg 9186e08d6bbSMika Westerberg static void chv_gpio_disable_free(struct pinctrl_dev *pctldev, 9196e08d6bbSMika Westerberg struct pinctrl_gpio_range *range, 9204e737af8SAndy Shevchenko unsigned int offset) 9216e08d6bbSMika Westerberg { 9226e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 9236e08d6bbSMika Westerberg unsigned long flags; 9246e08d6bbSMika Westerberg 9250bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 9266e08d6bbSMika Westerberg 9271adde32aSHans de Goede if (!chv_pad_locked(pctrl, offset)) 9281adde32aSHans de Goede chv_gpio_clear_triggering(pctrl, offset); 9296e08d6bbSMika Westerberg 9300bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 9316e08d6bbSMika Westerberg } 9326e08d6bbSMika Westerberg 9336e08d6bbSMika Westerberg static int chv_gpio_set_direction(struct pinctrl_dev *pctldev, 9346e08d6bbSMika Westerberg struct pinctrl_gpio_range *range, 9354e737af8SAndy Shevchenko unsigned int offset, bool input) 9366e08d6bbSMika Westerberg { 9376e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 9386e08d6bbSMika Westerberg void __iomem *reg = chv_padreg(pctrl, offset, CHV_PADCTRL0); 9396e08d6bbSMika Westerberg unsigned long flags; 9406e08d6bbSMika Westerberg u32 ctrl0; 9416e08d6bbSMika Westerberg 9420bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 9436e08d6bbSMika Westerberg 9446e08d6bbSMika Westerberg ctrl0 = readl(reg) & ~CHV_PADCTRL0_GPIOCFG_MASK; 9456e08d6bbSMika Westerberg if (input) 9466e08d6bbSMika Westerberg ctrl0 |= CHV_PADCTRL0_GPIOCFG_GPI << CHV_PADCTRL0_GPIOCFG_SHIFT; 9476e08d6bbSMika Westerberg else 9486e08d6bbSMika Westerberg ctrl0 |= CHV_PADCTRL0_GPIOCFG_GPO << CHV_PADCTRL0_GPIOCFG_SHIFT; 9496e08d6bbSMika Westerberg chv_writel(ctrl0, reg); 9506e08d6bbSMika Westerberg 9510bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 9526e08d6bbSMika Westerberg 9536e08d6bbSMika Westerberg return 0; 9546e08d6bbSMika Westerberg } 9556e08d6bbSMika Westerberg 9566e08d6bbSMika Westerberg static const struct pinmux_ops chv_pinmux_ops = { 9576e08d6bbSMika Westerberg .get_functions_count = chv_get_functions_count, 9586e08d6bbSMika Westerberg .get_function_name = chv_get_function_name, 9596e08d6bbSMika Westerberg .get_function_groups = chv_get_function_groups, 9606e08d6bbSMika Westerberg .set_mux = chv_pinmux_set_mux, 9616e08d6bbSMika Westerberg .gpio_request_enable = chv_gpio_request_enable, 9626e08d6bbSMika Westerberg .gpio_disable_free = chv_gpio_disable_free, 9636e08d6bbSMika Westerberg .gpio_set_direction = chv_gpio_set_direction, 9646e08d6bbSMika Westerberg }; 9656e08d6bbSMika Westerberg 9664e737af8SAndy Shevchenko static int chv_config_get(struct pinctrl_dev *pctldev, unsigned int pin, 9676e08d6bbSMika Westerberg unsigned long *config) 9686e08d6bbSMika Westerberg { 9696e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 9706e08d6bbSMika Westerberg enum pin_config_param param = pinconf_to_config_param(*config); 9716e08d6bbSMika Westerberg unsigned long flags; 9726e08d6bbSMika Westerberg u32 ctrl0, ctrl1; 9736e08d6bbSMika Westerberg u16 arg = 0; 9746e08d6bbSMika Westerberg u32 term; 9756e08d6bbSMika Westerberg 9760bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 9776e08d6bbSMika Westerberg ctrl0 = readl(chv_padreg(pctrl, pin, CHV_PADCTRL0)); 9786e08d6bbSMika Westerberg ctrl1 = readl(chv_padreg(pctrl, pin, CHV_PADCTRL1)); 9790bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 9806e08d6bbSMika Westerberg 9816e08d6bbSMika Westerberg term = (ctrl0 & CHV_PADCTRL0_TERM_MASK) >> CHV_PADCTRL0_TERM_SHIFT; 9826e08d6bbSMika Westerberg 9836e08d6bbSMika Westerberg switch (param) { 9846e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_DISABLE: 9856e08d6bbSMika Westerberg if (term) 9866e08d6bbSMika Westerberg return -EINVAL; 9876e08d6bbSMika Westerberg break; 9886e08d6bbSMika Westerberg 9896e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_UP: 9906e08d6bbSMika Westerberg if (!(ctrl0 & CHV_PADCTRL0_TERM_UP)) 9916e08d6bbSMika Westerberg return -EINVAL; 9926e08d6bbSMika Westerberg 9936e08d6bbSMika Westerberg switch (term) { 9946e08d6bbSMika Westerberg case CHV_PADCTRL0_TERM_20K: 9956e08d6bbSMika Westerberg arg = 20000; 9966e08d6bbSMika Westerberg break; 9976e08d6bbSMika Westerberg case CHV_PADCTRL0_TERM_5K: 9986e08d6bbSMika Westerberg arg = 5000; 9996e08d6bbSMika Westerberg break; 10006e08d6bbSMika Westerberg case CHV_PADCTRL0_TERM_1K: 10016e08d6bbSMika Westerberg arg = 1000; 10026e08d6bbSMika Westerberg break; 10036e08d6bbSMika Westerberg } 10046e08d6bbSMika Westerberg 10056e08d6bbSMika Westerberg break; 10066e08d6bbSMika Westerberg 10076e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_DOWN: 10086e08d6bbSMika Westerberg if (!term || (ctrl0 & CHV_PADCTRL0_TERM_UP)) 10096e08d6bbSMika Westerberg return -EINVAL; 10106e08d6bbSMika Westerberg 10116e08d6bbSMika Westerberg switch (term) { 10126e08d6bbSMika Westerberg case CHV_PADCTRL0_TERM_20K: 10136e08d6bbSMika Westerberg arg = 20000; 10146e08d6bbSMika Westerberg break; 10156e08d6bbSMika Westerberg case CHV_PADCTRL0_TERM_5K: 10166e08d6bbSMika Westerberg arg = 5000; 10176e08d6bbSMika Westerberg break; 10186e08d6bbSMika Westerberg } 10196e08d6bbSMika Westerberg 10206e08d6bbSMika Westerberg break; 10216e08d6bbSMika Westerberg 10226e08d6bbSMika Westerberg case PIN_CONFIG_DRIVE_OPEN_DRAIN: 10236e08d6bbSMika Westerberg if (!(ctrl1 & CHV_PADCTRL1_ODEN)) 10246e08d6bbSMika Westerberg return -EINVAL; 10256e08d6bbSMika Westerberg break; 10266e08d6bbSMika Westerberg 10276e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_HIGH_IMPEDANCE: { 10286e08d6bbSMika Westerberg u32 cfg; 10296e08d6bbSMika Westerberg 10306e08d6bbSMika Westerberg cfg = ctrl0 & CHV_PADCTRL0_GPIOCFG_MASK; 10316e08d6bbSMika Westerberg cfg >>= CHV_PADCTRL0_GPIOCFG_SHIFT; 10326e08d6bbSMika Westerberg if (cfg != CHV_PADCTRL0_GPIOCFG_HIZ) 10336e08d6bbSMika Westerberg return -EINVAL; 10346e08d6bbSMika Westerberg 10356e08d6bbSMika Westerberg break; 10366e08d6bbSMika Westerberg } 10376e08d6bbSMika Westerberg 10386e08d6bbSMika Westerberg default: 10396e08d6bbSMika Westerberg return -ENOTSUPP; 10406e08d6bbSMika Westerberg } 10416e08d6bbSMika Westerberg 10426e08d6bbSMika Westerberg *config = pinconf_to_config_packed(param, arg); 10436e08d6bbSMika Westerberg return 0; 10446e08d6bbSMika Westerberg } 10456e08d6bbSMika Westerberg 10464e737af8SAndy Shevchenko static int chv_config_set_pull(struct chv_pinctrl *pctrl, unsigned int pin, 104758957d2eSMika Westerberg enum pin_config_param param, u32 arg) 10486e08d6bbSMika Westerberg { 10496e08d6bbSMika Westerberg void __iomem *reg = chv_padreg(pctrl, pin, CHV_PADCTRL0); 10506e08d6bbSMika Westerberg unsigned long flags; 10516e08d6bbSMika Westerberg u32 ctrl0, pull; 10526e08d6bbSMika Westerberg 10530bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 10546e08d6bbSMika Westerberg ctrl0 = readl(reg); 10556e08d6bbSMika Westerberg 10566e08d6bbSMika Westerberg switch (param) { 10576e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_DISABLE: 10586e08d6bbSMika Westerberg ctrl0 &= ~(CHV_PADCTRL0_TERM_MASK | CHV_PADCTRL0_TERM_UP); 10596e08d6bbSMika Westerberg break; 10606e08d6bbSMika Westerberg 10616e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_UP: 10626e08d6bbSMika Westerberg ctrl0 &= ~(CHV_PADCTRL0_TERM_MASK | CHV_PADCTRL0_TERM_UP); 10636e08d6bbSMika Westerberg 10646e08d6bbSMika Westerberg switch (arg) { 10656e08d6bbSMika Westerberg case 1000: 10666e08d6bbSMika Westerberg /* For 1k there is only pull up */ 10676e08d6bbSMika Westerberg pull = CHV_PADCTRL0_TERM_1K << CHV_PADCTRL0_TERM_SHIFT; 10686e08d6bbSMika Westerberg break; 10696e08d6bbSMika Westerberg case 5000: 10706e08d6bbSMika Westerberg pull = CHV_PADCTRL0_TERM_5K << CHV_PADCTRL0_TERM_SHIFT; 10716e08d6bbSMika Westerberg break; 10726e08d6bbSMika Westerberg case 20000: 10736e08d6bbSMika Westerberg pull = CHV_PADCTRL0_TERM_20K << CHV_PADCTRL0_TERM_SHIFT; 10746e08d6bbSMika Westerberg break; 10756e08d6bbSMika Westerberg default: 10760bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 10776e08d6bbSMika Westerberg return -EINVAL; 10786e08d6bbSMika Westerberg } 10796e08d6bbSMika Westerberg 10806e08d6bbSMika Westerberg ctrl0 |= CHV_PADCTRL0_TERM_UP | pull; 10816e08d6bbSMika Westerberg break; 10826e08d6bbSMika Westerberg 10836e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_DOWN: 10846e08d6bbSMika Westerberg ctrl0 &= ~(CHV_PADCTRL0_TERM_MASK | CHV_PADCTRL0_TERM_UP); 10856e08d6bbSMika Westerberg 10866e08d6bbSMika Westerberg switch (arg) { 10876e08d6bbSMika Westerberg case 5000: 10886e08d6bbSMika Westerberg pull = CHV_PADCTRL0_TERM_5K << CHV_PADCTRL0_TERM_SHIFT; 10896e08d6bbSMika Westerberg break; 10906e08d6bbSMika Westerberg case 20000: 10916e08d6bbSMika Westerberg pull = CHV_PADCTRL0_TERM_20K << CHV_PADCTRL0_TERM_SHIFT; 10926e08d6bbSMika Westerberg break; 10936e08d6bbSMika Westerberg default: 10940bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 10956e08d6bbSMika Westerberg return -EINVAL; 10966e08d6bbSMika Westerberg } 10976e08d6bbSMika Westerberg 10986e08d6bbSMika Westerberg ctrl0 |= pull; 10996e08d6bbSMika Westerberg break; 11006e08d6bbSMika Westerberg 11016e08d6bbSMika Westerberg default: 11020bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 11036e08d6bbSMika Westerberg return -EINVAL; 11046e08d6bbSMika Westerberg } 11056e08d6bbSMika Westerberg 11066e08d6bbSMika Westerberg chv_writel(ctrl0, reg); 11070bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 11086e08d6bbSMika Westerberg 11096e08d6bbSMika Westerberg return 0; 11106e08d6bbSMika Westerberg } 11116e08d6bbSMika Westerberg 1112ccdf81d0SDan O'Donovan static int chv_config_set_oden(struct chv_pinctrl *pctrl, unsigned int pin, 1113ccdf81d0SDan O'Donovan bool enable) 1114ccdf81d0SDan O'Donovan { 1115ccdf81d0SDan O'Donovan void __iomem *reg = chv_padreg(pctrl, pin, CHV_PADCTRL1); 1116ccdf81d0SDan O'Donovan unsigned long flags; 1117ccdf81d0SDan O'Donovan u32 ctrl1; 1118ccdf81d0SDan O'Donovan 1119ccdf81d0SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 1120ccdf81d0SDan O'Donovan ctrl1 = readl(reg); 1121ccdf81d0SDan O'Donovan 1122ccdf81d0SDan O'Donovan if (enable) 1123ccdf81d0SDan O'Donovan ctrl1 |= CHV_PADCTRL1_ODEN; 1124ccdf81d0SDan O'Donovan else 1125ccdf81d0SDan O'Donovan ctrl1 &= ~CHV_PADCTRL1_ODEN; 1126ccdf81d0SDan O'Donovan 1127ccdf81d0SDan O'Donovan chv_writel(ctrl1, reg); 1128ccdf81d0SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 1129ccdf81d0SDan O'Donovan 1130ccdf81d0SDan O'Donovan return 0; 1131ccdf81d0SDan O'Donovan } 1132ccdf81d0SDan O'Donovan 11334e737af8SAndy Shevchenko static int chv_config_set(struct pinctrl_dev *pctldev, unsigned int pin, 11344e737af8SAndy Shevchenko unsigned long *configs, unsigned int nconfigs) 11356e08d6bbSMika Westerberg { 11366e08d6bbSMika Westerberg struct chv_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev); 11376e08d6bbSMika Westerberg enum pin_config_param param; 11386e08d6bbSMika Westerberg int i, ret; 113958957d2eSMika Westerberg u32 arg; 11406e08d6bbSMika Westerberg 11416e08d6bbSMika Westerberg if (chv_pad_locked(pctrl, pin)) 11426e08d6bbSMika Westerberg return -EBUSY; 11436e08d6bbSMika Westerberg 11446e08d6bbSMika Westerberg for (i = 0; i < nconfigs; i++) { 11456e08d6bbSMika Westerberg param = pinconf_to_config_param(configs[i]); 11466e08d6bbSMika Westerberg arg = pinconf_to_config_argument(configs[i]); 11476e08d6bbSMika Westerberg 11486e08d6bbSMika Westerberg switch (param) { 11496e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_DISABLE: 11506e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_UP: 11516e08d6bbSMika Westerberg case PIN_CONFIG_BIAS_PULL_DOWN: 11526e08d6bbSMika Westerberg ret = chv_config_set_pull(pctrl, pin, param, arg); 11536e08d6bbSMika Westerberg if (ret) 11546e08d6bbSMika Westerberg return ret; 11556e08d6bbSMika Westerberg break; 11566e08d6bbSMika Westerberg 1157ccdf81d0SDan O'Donovan case PIN_CONFIG_DRIVE_PUSH_PULL: 1158ccdf81d0SDan O'Donovan ret = chv_config_set_oden(pctrl, pin, false); 1159ccdf81d0SDan O'Donovan if (ret) 1160ccdf81d0SDan O'Donovan return ret; 1161ccdf81d0SDan O'Donovan break; 1162ccdf81d0SDan O'Donovan 1163ccdf81d0SDan O'Donovan case PIN_CONFIG_DRIVE_OPEN_DRAIN: 1164ccdf81d0SDan O'Donovan ret = chv_config_set_oden(pctrl, pin, true); 1165ccdf81d0SDan O'Donovan if (ret) 1166ccdf81d0SDan O'Donovan return ret; 1167ccdf81d0SDan O'Donovan break; 1168ccdf81d0SDan O'Donovan 11696e08d6bbSMika Westerberg default: 11706e08d6bbSMika Westerberg return -ENOTSUPP; 11716e08d6bbSMika Westerberg } 11726e08d6bbSMika Westerberg 11736e08d6bbSMika Westerberg dev_dbg(pctrl->dev, "pin %d set config %d arg %u\n", pin, 11746e08d6bbSMika Westerberg param, arg); 11756e08d6bbSMika Westerberg } 11766e08d6bbSMika Westerberg 11776e08d6bbSMika Westerberg return 0; 11786e08d6bbSMika Westerberg } 11796e08d6bbSMika Westerberg 118077401d7fSDan O'Donovan static int chv_config_group_get(struct pinctrl_dev *pctldev, 118177401d7fSDan O'Donovan unsigned int group, 118277401d7fSDan O'Donovan unsigned long *config) 118377401d7fSDan O'Donovan { 118477401d7fSDan O'Donovan const unsigned int *pins; 118577401d7fSDan O'Donovan unsigned int npins; 118677401d7fSDan O'Donovan int ret; 118777401d7fSDan O'Donovan 118877401d7fSDan O'Donovan ret = chv_get_group_pins(pctldev, group, &pins, &npins); 118977401d7fSDan O'Donovan if (ret) 119077401d7fSDan O'Donovan return ret; 119177401d7fSDan O'Donovan 119277401d7fSDan O'Donovan ret = chv_config_get(pctldev, pins[0], config); 119377401d7fSDan O'Donovan if (ret) 119477401d7fSDan O'Donovan return ret; 119577401d7fSDan O'Donovan 119677401d7fSDan O'Donovan return 0; 119777401d7fSDan O'Donovan } 119877401d7fSDan O'Donovan 119977401d7fSDan O'Donovan static int chv_config_group_set(struct pinctrl_dev *pctldev, 120077401d7fSDan O'Donovan unsigned int group, unsigned long *configs, 120177401d7fSDan O'Donovan unsigned int num_configs) 120277401d7fSDan O'Donovan { 120377401d7fSDan O'Donovan const unsigned int *pins; 120477401d7fSDan O'Donovan unsigned int npins; 120577401d7fSDan O'Donovan int i, ret; 120677401d7fSDan O'Donovan 120777401d7fSDan O'Donovan ret = chv_get_group_pins(pctldev, group, &pins, &npins); 120877401d7fSDan O'Donovan if (ret) 120977401d7fSDan O'Donovan return ret; 121077401d7fSDan O'Donovan 121177401d7fSDan O'Donovan for (i = 0; i < npins; i++) { 121277401d7fSDan O'Donovan ret = chv_config_set(pctldev, pins[i], configs, num_configs); 121377401d7fSDan O'Donovan if (ret) 121477401d7fSDan O'Donovan return ret; 121577401d7fSDan O'Donovan } 121677401d7fSDan O'Donovan 121777401d7fSDan O'Donovan return 0; 121877401d7fSDan O'Donovan } 121977401d7fSDan O'Donovan 12206e08d6bbSMika Westerberg static const struct pinconf_ops chv_pinconf_ops = { 12216e08d6bbSMika Westerberg .is_generic = true, 12226e08d6bbSMika Westerberg .pin_config_set = chv_config_set, 12236e08d6bbSMika Westerberg .pin_config_get = chv_config_get, 122477401d7fSDan O'Donovan .pin_config_group_get = chv_config_group_get, 122577401d7fSDan O'Donovan .pin_config_group_set = chv_config_group_set, 12266e08d6bbSMika Westerberg }; 12276e08d6bbSMika Westerberg 12286e08d6bbSMika Westerberg static struct pinctrl_desc chv_pinctrl_desc = { 12296e08d6bbSMika Westerberg .pctlops = &chv_pinctrl_ops, 12306e08d6bbSMika Westerberg .pmxops = &chv_pinmux_ops, 12316e08d6bbSMika Westerberg .confops = &chv_pinconf_ops, 12326e08d6bbSMika Westerberg .owner = THIS_MODULE, 12336e08d6bbSMika Westerberg }; 12346e08d6bbSMika Westerberg 12354e737af8SAndy Shevchenko static int chv_gpio_get(struct gpio_chip *chip, unsigned int offset) 12366e08d6bbSMika Westerberg { 12370587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(chip); 12384585b000SMika Westerberg unsigned long flags; 12396e08d6bbSMika Westerberg u32 ctrl0, cfg; 12406e08d6bbSMika Westerberg 12410bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 124203c4749dSMika Westerberg ctrl0 = readl(chv_padreg(pctrl, offset, CHV_PADCTRL0)); 12430bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 12446e08d6bbSMika Westerberg 12456e08d6bbSMika Westerberg cfg = ctrl0 & CHV_PADCTRL0_GPIOCFG_MASK; 12466e08d6bbSMika Westerberg cfg >>= CHV_PADCTRL0_GPIOCFG_SHIFT; 12476e08d6bbSMika Westerberg 12486e08d6bbSMika Westerberg if (cfg == CHV_PADCTRL0_GPIOCFG_GPO) 12496e08d6bbSMika Westerberg return !!(ctrl0 & CHV_PADCTRL0_GPIOTXSTATE); 12506e08d6bbSMika Westerberg return !!(ctrl0 & CHV_PADCTRL0_GPIORXSTATE); 12516e08d6bbSMika Westerberg } 12526e08d6bbSMika Westerberg 12534e737af8SAndy Shevchenko static void chv_gpio_set(struct gpio_chip *chip, unsigned int offset, int value) 12546e08d6bbSMika Westerberg { 12550587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(chip); 12566e08d6bbSMika Westerberg unsigned long flags; 12576e08d6bbSMika Westerberg void __iomem *reg; 12586e08d6bbSMika Westerberg u32 ctrl0; 12596e08d6bbSMika Westerberg 12600bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 12616e08d6bbSMika Westerberg 126203c4749dSMika Westerberg reg = chv_padreg(pctrl, offset, CHV_PADCTRL0); 12636e08d6bbSMika Westerberg ctrl0 = readl(reg); 12646e08d6bbSMika Westerberg 12656e08d6bbSMika Westerberg if (value) 12666e08d6bbSMika Westerberg ctrl0 |= CHV_PADCTRL0_GPIOTXSTATE; 12676e08d6bbSMika Westerberg else 12686e08d6bbSMika Westerberg ctrl0 &= ~CHV_PADCTRL0_GPIOTXSTATE; 12696e08d6bbSMika Westerberg 12706e08d6bbSMika Westerberg chv_writel(ctrl0, reg); 12716e08d6bbSMika Westerberg 12720bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 12736e08d6bbSMika Westerberg } 12746e08d6bbSMika Westerberg 12754e737af8SAndy Shevchenko static int chv_gpio_get_direction(struct gpio_chip *chip, unsigned int offset) 12766e08d6bbSMika Westerberg { 12770587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(chip); 12786e08d6bbSMika Westerberg u32 ctrl0, direction; 12794585b000SMika Westerberg unsigned long flags; 12806e08d6bbSMika Westerberg 12810bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 128203c4749dSMika Westerberg ctrl0 = readl(chv_padreg(pctrl, offset, CHV_PADCTRL0)); 12830bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 12846e08d6bbSMika Westerberg 12856e08d6bbSMika Westerberg direction = ctrl0 & CHV_PADCTRL0_GPIOCFG_MASK; 12866e08d6bbSMika Westerberg direction >>= CHV_PADCTRL0_GPIOCFG_SHIFT; 12876e08d6bbSMika Westerberg 12886e08d6bbSMika Westerberg return direction != CHV_PADCTRL0_GPIOCFG_GPO; 12896e08d6bbSMika Westerberg } 12906e08d6bbSMika Westerberg 12914e737af8SAndy Shevchenko static int chv_gpio_direction_input(struct gpio_chip *chip, unsigned int offset) 12926e08d6bbSMika Westerberg { 12936e08d6bbSMika Westerberg return pinctrl_gpio_direction_input(chip->base + offset); 12946e08d6bbSMika Westerberg } 12956e08d6bbSMika Westerberg 12964e737af8SAndy Shevchenko static int chv_gpio_direction_output(struct gpio_chip *chip, unsigned int offset, 12976e08d6bbSMika Westerberg int value) 12986e08d6bbSMika Westerberg { 1299549e783fSqipeng.zha chv_gpio_set(chip, offset, value); 13006e08d6bbSMika Westerberg return pinctrl_gpio_direction_output(chip->base + offset); 13016e08d6bbSMika Westerberg } 13026e08d6bbSMika Westerberg 13036e08d6bbSMika Westerberg static const struct gpio_chip chv_gpio_chip = { 13046e08d6bbSMika Westerberg .owner = THIS_MODULE, 130598c85d58SJonas Gorski .request = gpiochip_generic_request, 130698c85d58SJonas Gorski .free = gpiochip_generic_free, 13076e08d6bbSMika Westerberg .get_direction = chv_gpio_get_direction, 13086e08d6bbSMika Westerberg .direction_input = chv_gpio_direction_input, 13096e08d6bbSMika Westerberg .direction_output = chv_gpio_direction_output, 13106e08d6bbSMika Westerberg .get = chv_gpio_get, 13116e08d6bbSMika Westerberg .set = chv_gpio_set, 13126e08d6bbSMika Westerberg }; 13136e08d6bbSMika Westerberg 13146e08d6bbSMika Westerberg static void chv_gpio_irq_ack(struct irq_data *d) 13156e08d6bbSMika Westerberg { 13166e08d6bbSMika Westerberg struct gpio_chip *gc = irq_data_get_irq_chip_data(d); 13170587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(gc); 131803c4749dSMika Westerberg int pin = irqd_to_hwirq(d); 13196e08d6bbSMika Westerberg u32 intr_line; 13206e08d6bbSMika Westerberg 13210bd50d71SDan O'Donovan raw_spin_lock(&chv_lock); 13226e08d6bbSMika Westerberg 13236e08d6bbSMika Westerberg intr_line = readl(chv_padreg(pctrl, pin, CHV_PADCTRL0)); 13246e08d6bbSMika Westerberg intr_line &= CHV_PADCTRL0_INTSEL_MASK; 13256e08d6bbSMika Westerberg intr_line >>= CHV_PADCTRL0_INTSEL_SHIFT; 13266e08d6bbSMika Westerberg chv_writel(BIT(intr_line), pctrl->regs + CHV_INTSTAT); 13276e08d6bbSMika Westerberg 13280bd50d71SDan O'Donovan raw_spin_unlock(&chv_lock); 13296e08d6bbSMika Westerberg } 13306e08d6bbSMika Westerberg 13316e08d6bbSMika Westerberg static void chv_gpio_irq_mask_unmask(struct irq_data *d, bool mask) 13326e08d6bbSMika Westerberg { 13336e08d6bbSMika Westerberg struct gpio_chip *gc = irq_data_get_irq_chip_data(d); 13340587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(gc); 133503c4749dSMika Westerberg int pin = irqd_to_hwirq(d); 13366e08d6bbSMika Westerberg u32 value, intr_line; 13376e08d6bbSMika Westerberg unsigned long flags; 13386e08d6bbSMika Westerberg 13390bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 13406e08d6bbSMika Westerberg 13416e08d6bbSMika Westerberg intr_line = readl(chv_padreg(pctrl, pin, CHV_PADCTRL0)); 13426e08d6bbSMika Westerberg intr_line &= CHV_PADCTRL0_INTSEL_MASK; 13436e08d6bbSMika Westerberg intr_line >>= CHV_PADCTRL0_INTSEL_SHIFT; 13446e08d6bbSMika Westerberg 13456e08d6bbSMika Westerberg value = readl(pctrl->regs + CHV_INTMASK); 13466e08d6bbSMika Westerberg if (mask) 13476e08d6bbSMika Westerberg value &= ~BIT(intr_line); 13486e08d6bbSMika Westerberg else 13496e08d6bbSMika Westerberg value |= BIT(intr_line); 13506e08d6bbSMika Westerberg chv_writel(value, pctrl->regs + CHV_INTMASK); 13516e08d6bbSMika Westerberg 13520bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 13536e08d6bbSMika Westerberg } 13546e08d6bbSMika Westerberg 13556e08d6bbSMika Westerberg static void chv_gpio_irq_mask(struct irq_data *d) 13566e08d6bbSMika Westerberg { 13576e08d6bbSMika Westerberg chv_gpio_irq_mask_unmask(d, true); 13586e08d6bbSMika Westerberg } 13596e08d6bbSMika Westerberg 13606e08d6bbSMika Westerberg static void chv_gpio_irq_unmask(struct irq_data *d) 13616e08d6bbSMika Westerberg { 13626e08d6bbSMika Westerberg chv_gpio_irq_mask_unmask(d, false); 13636e08d6bbSMika Westerberg } 13646e08d6bbSMika Westerberg 1365e6c906deSMika Westerberg static unsigned chv_gpio_irq_startup(struct irq_data *d) 1366e6c906deSMika Westerberg { 1367e6c906deSMika Westerberg /* 1368e6c906deSMika Westerberg * Check if the interrupt has been requested with 0 as triggering 1369e6c906deSMika Westerberg * type. In that case it is assumed that the current values 1370e6c906deSMika Westerberg * programmed to the hardware are used (e.g BIOS configured 1371e6c906deSMika Westerberg * defaults). 1372e6c906deSMika Westerberg * 1373e6c906deSMika Westerberg * In that case ->irq_set_type() will never be called so we need to 1374e6c906deSMika Westerberg * read back the values from hardware now, set correct flow handler 1375e6c906deSMika Westerberg * and update mappings before the interrupt is being used. 1376e6c906deSMika Westerberg */ 1377e6c906deSMika Westerberg if (irqd_get_trigger_type(d) == IRQ_TYPE_NONE) { 1378e6c906deSMika Westerberg struct gpio_chip *gc = irq_data_get_irq_chip_data(d); 13790587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(gc); 13804e737af8SAndy Shevchenko unsigned int pin = irqd_to_hwirq(d); 1381e6c906deSMika Westerberg irq_flow_handler_t handler; 1382e6c906deSMika Westerberg unsigned long flags; 1383e6c906deSMika Westerberg u32 intsel, value; 1384e6c906deSMika Westerberg 13850bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 1386e6c906deSMika Westerberg intsel = readl(chv_padreg(pctrl, pin, CHV_PADCTRL0)); 1387e6c906deSMika Westerberg intsel &= CHV_PADCTRL0_INTSEL_MASK; 1388e6c906deSMika Westerberg intsel >>= CHV_PADCTRL0_INTSEL_SHIFT; 1389e6c906deSMika Westerberg 1390e6c906deSMika Westerberg value = readl(chv_padreg(pctrl, pin, CHV_PADCTRL1)); 1391e6c906deSMika Westerberg if (value & CHV_PADCTRL1_INTWAKECFG_LEVEL) 1392e6c906deSMika Westerberg handler = handle_level_irq; 1393e6c906deSMika Westerberg else 1394e6c906deSMika Westerberg handler = handle_edge_irq; 1395e6c906deSMika Westerberg 1396e6c906deSMika Westerberg if (!pctrl->intr_lines[intsel]) { 1397a4e3f783SThomas Gleixner irq_set_handler_locked(d, handler); 139803c4749dSMika Westerberg pctrl->intr_lines[intsel] = pin; 1399e6c906deSMika Westerberg } 14000bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 1401e6c906deSMika Westerberg } 1402e6c906deSMika Westerberg 1403e6c906deSMika Westerberg chv_gpio_irq_unmask(d); 1404e6c906deSMika Westerberg return 0; 1405e6c906deSMika Westerberg } 1406e6c906deSMika Westerberg 14074e737af8SAndy Shevchenko static int chv_gpio_irq_type(struct irq_data *d, unsigned int type) 14086e08d6bbSMika Westerberg { 14096e08d6bbSMika Westerberg struct gpio_chip *gc = irq_data_get_irq_chip_data(d); 14100587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(gc); 14114e737af8SAndy Shevchenko unsigned int pin = irqd_to_hwirq(d); 14126e08d6bbSMika Westerberg unsigned long flags; 14136e08d6bbSMika Westerberg u32 value; 14146e08d6bbSMika Westerberg 14150bd50d71SDan O'Donovan raw_spin_lock_irqsave(&chv_lock, flags); 14166e08d6bbSMika Westerberg 14176e08d6bbSMika Westerberg /* 14186e08d6bbSMika Westerberg * Pins which can be used as shared interrupt are configured in 14196e08d6bbSMika Westerberg * BIOS. Driver trusts BIOS configurations and assigns different 14206e08d6bbSMika Westerberg * handler according to the irq type. 14216e08d6bbSMika Westerberg * 14226e08d6bbSMika Westerberg * Driver needs to save the mapping between each pin and 14236e08d6bbSMika Westerberg * its interrupt line. 14246e08d6bbSMika Westerberg * 1. If the pin cfg is locked in BIOS: 14256e08d6bbSMika Westerberg * Trust BIOS has programmed IntWakeCfg bits correctly, 14266e08d6bbSMika Westerberg * driver just needs to save the mapping. 14276e08d6bbSMika Westerberg * 2. If the pin cfg is not locked in BIOS: 14286e08d6bbSMika Westerberg * Driver programs the IntWakeCfg bits and save the mapping. 14296e08d6bbSMika Westerberg */ 14306e08d6bbSMika Westerberg if (!chv_pad_locked(pctrl, pin)) { 14316e08d6bbSMika Westerberg void __iomem *reg = chv_padreg(pctrl, pin, CHV_PADCTRL1); 14326e08d6bbSMika Westerberg 14336e08d6bbSMika Westerberg value = readl(reg); 14346e08d6bbSMika Westerberg value &= ~CHV_PADCTRL1_INTWAKECFG_MASK; 14356e08d6bbSMika Westerberg value &= ~CHV_PADCTRL1_INVRXTX_MASK; 14366e08d6bbSMika Westerberg 14376e08d6bbSMika Westerberg if (type & IRQ_TYPE_EDGE_BOTH) { 14386e08d6bbSMika Westerberg if ((type & IRQ_TYPE_EDGE_BOTH) == IRQ_TYPE_EDGE_BOTH) 14396e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INTWAKECFG_BOTH; 14406e08d6bbSMika Westerberg else if (type & IRQ_TYPE_EDGE_RISING) 14416e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INTWAKECFG_RISING; 14426e08d6bbSMika Westerberg else if (type & IRQ_TYPE_EDGE_FALLING) 14436e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INTWAKECFG_FALLING; 14446e08d6bbSMika Westerberg } else if (type & IRQ_TYPE_LEVEL_MASK) { 14456e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INTWAKECFG_LEVEL; 14466e08d6bbSMika Westerberg if (type & IRQ_TYPE_LEVEL_LOW) 14476e08d6bbSMika Westerberg value |= CHV_PADCTRL1_INVRXTX_RXDATA; 14486e08d6bbSMika Westerberg } 14496e08d6bbSMika Westerberg 14506e08d6bbSMika Westerberg chv_writel(value, reg); 14516e08d6bbSMika Westerberg } 14526e08d6bbSMika Westerberg 14536e08d6bbSMika Westerberg value = readl(chv_padreg(pctrl, pin, CHV_PADCTRL0)); 14546e08d6bbSMika Westerberg value &= CHV_PADCTRL0_INTSEL_MASK; 14556e08d6bbSMika Westerberg value >>= CHV_PADCTRL0_INTSEL_SHIFT; 14566e08d6bbSMika Westerberg 145703c4749dSMika Westerberg pctrl->intr_lines[value] = pin; 14586e08d6bbSMika Westerberg 14596e08d6bbSMika Westerberg if (type & IRQ_TYPE_EDGE_BOTH) 1460a4e3f783SThomas Gleixner irq_set_handler_locked(d, handle_edge_irq); 14616e08d6bbSMika Westerberg else if (type & IRQ_TYPE_LEVEL_MASK) 1462a4e3f783SThomas Gleixner irq_set_handler_locked(d, handle_level_irq); 14636e08d6bbSMika Westerberg 14640bd50d71SDan O'Donovan raw_spin_unlock_irqrestore(&chv_lock, flags); 14656e08d6bbSMika Westerberg 14666e08d6bbSMika Westerberg return 0; 14676e08d6bbSMika Westerberg } 14686e08d6bbSMika Westerberg 14696e08d6bbSMika Westerberg static struct irq_chip chv_gpio_irqchip = { 14706e08d6bbSMika Westerberg .name = "chv-gpio", 1471e6c906deSMika Westerberg .irq_startup = chv_gpio_irq_startup, 14726e08d6bbSMika Westerberg .irq_ack = chv_gpio_irq_ack, 14736e08d6bbSMika Westerberg .irq_mask = chv_gpio_irq_mask, 14746e08d6bbSMika Westerberg .irq_unmask = chv_gpio_irq_unmask, 14756e08d6bbSMika Westerberg .irq_set_type = chv_gpio_irq_type, 14766e08d6bbSMika Westerberg .flags = IRQCHIP_SKIP_SET_WAKE, 14776e08d6bbSMika Westerberg }; 14786e08d6bbSMika Westerberg 1479bd0b9ac4SThomas Gleixner static void chv_gpio_irq_handler(struct irq_desc *desc) 14806e08d6bbSMika Westerberg { 14816e08d6bbSMika Westerberg struct gpio_chip *gc = irq_desc_get_handler_data(desc); 14820587d3dbSLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(gc); 14835663bb27SJiang Liu struct irq_chip *chip = irq_desc_get_chip(desc); 14846e08d6bbSMika Westerberg unsigned long pending; 14856e08d6bbSMika Westerberg u32 intr_line; 14866e08d6bbSMika Westerberg 14876e08d6bbSMika Westerberg chained_irq_enter(chip, desc); 14886e08d6bbSMika Westerberg 14896e08d6bbSMika Westerberg pending = readl(pctrl->regs + CHV_INTSTAT); 149047c950d1SMika Westerberg for_each_set_bit(intr_line, &pending, pctrl->community->nirqs) { 14916e08d6bbSMika Westerberg unsigned irq, offset; 14926e08d6bbSMika Westerberg 14936e08d6bbSMika Westerberg offset = pctrl->intr_lines[intr_line]; 1494f0fbe7bcSThierry Reding irq = irq_find_mapping(gc->irq.domain, offset); 14956e08d6bbSMika Westerberg generic_handle_irq(irq); 14966e08d6bbSMika Westerberg } 14976e08d6bbSMika Westerberg 14986e08d6bbSMika Westerberg chained_irq_exit(chip, desc); 14996e08d6bbSMika Westerberg } 15006e08d6bbSMika Westerberg 150170365027SMika Westerberg /* 150270365027SMika Westerberg * Certain machines seem to hardcode Linux IRQ numbers in their ACPI 150370365027SMika Westerberg * tables. Since we leave GPIOs that are not capable of generating 150470365027SMika Westerberg * interrupts out of the irqdomain the numbering will be different and 150570365027SMika Westerberg * cause devices using the hardcoded IRQ numbers fail. In order not to 150670365027SMika Westerberg * break such machines we will only mask pins from irqdomain if the machine 150770365027SMika Westerberg * is not listed below. 150870365027SMika Westerberg */ 150970365027SMika Westerberg static const struct dmi_system_id chv_no_valid_mask[] = { 151070365027SMika Westerberg /* See https://bugzilla.kernel.org/show_bug.cgi?id=194945 */ 15112a8209faSMika Westerberg { 15122a8209faSMika Westerberg .ident = "Intel_Strago based Chromebooks (All models)", 151370365027SMika Westerberg .matches = { 151470365027SMika Westerberg DMI_MATCH(DMI_SYS_VENDOR, "GOOGLE"), 15152a8209faSMika Westerberg DMI_MATCH(DMI_PRODUCT_FAMILY, "Intel_Strago"), 15162a8209faSMika Westerberg }, 15172a8209faSMika Westerberg }, 15182a8209faSMika Westerberg { 15192d80bd3fSAndy Shevchenko .ident = "HP Chromebook 11 G5 (Setzer)", 15202d80bd3fSAndy Shevchenko .matches = { 15212d80bd3fSAndy Shevchenko DMI_MATCH(DMI_SYS_VENDOR, "HP"), 15222d80bd3fSAndy Shevchenko DMI_MATCH(DMI_PRODUCT_NAME, "Setzer"), 15232d80bd3fSAndy Shevchenko }, 15242d80bd3fSAndy Shevchenko }, 15252d80bd3fSAndy Shevchenko { 15262a8209faSMika Westerberg .ident = "Acer Chromebook R11 (Cyan)", 15272a8209faSMika Westerberg .matches = { 15282a8209faSMika Westerberg DMI_MATCH(DMI_SYS_VENDOR, "GOOGLE"), 15292a8209faSMika Westerberg DMI_MATCH(DMI_PRODUCT_NAME, "Cyan"), 15302a8209faSMika Westerberg }, 15312a8209faSMika Westerberg }, 15322a8209faSMika Westerberg { 15332a8209faSMika Westerberg .ident = "Samsung Chromebook 3 (Celes)", 15342a8209faSMika Westerberg .matches = { 15352a8209faSMika Westerberg DMI_MATCH(DMI_SYS_VENDOR, "GOOGLE"), 15362a8209faSMika Westerberg DMI_MATCH(DMI_PRODUCT_NAME, "Celes"), 153770365027SMika Westerberg }, 1538a9de080bSWei Yongjun }, 1539a9de080bSWei Yongjun {} 154070365027SMika Westerberg }; 154170365027SMika Westerberg 15425fbe5b58SLinus Walleij static void chv_init_irq_valid_mask(struct gpio_chip *chip, 15435fbe5b58SLinus Walleij unsigned long *valid_mask, 15445fbe5b58SLinus Walleij unsigned int ngpios) 15455fbe5b58SLinus Walleij { 15465fbe5b58SLinus Walleij struct chv_pinctrl *pctrl = gpiochip_get_data(chip); 15475fbe5b58SLinus Walleij const struct chv_community *community = pctrl->community; 15485fbe5b58SLinus Walleij int i; 15495fbe5b58SLinus Walleij 15505fbe5b58SLinus Walleij /* Do not add GPIOs that can only generate GPEs to the IRQ domain */ 15515fbe5b58SLinus Walleij for (i = 0; i < community->npins; i++) { 15525fbe5b58SLinus Walleij const struct pinctrl_pin_desc *desc; 15535fbe5b58SLinus Walleij u32 intsel; 15545fbe5b58SLinus Walleij 15555fbe5b58SLinus Walleij desc = &community->pins[i]; 15565fbe5b58SLinus Walleij 15575fbe5b58SLinus Walleij intsel = readl(chv_padreg(pctrl, desc->number, CHV_PADCTRL0)); 15585fbe5b58SLinus Walleij intsel &= CHV_PADCTRL0_INTSEL_MASK; 15595fbe5b58SLinus Walleij intsel >>= CHV_PADCTRL0_INTSEL_SHIFT; 15605fbe5b58SLinus Walleij 15615fbe5b58SLinus Walleij if (intsel >= community->nirqs) 156237398985SHans de Goede clear_bit(desc->number, valid_mask); 15635fbe5b58SLinus Walleij } 15645fbe5b58SLinus Walleij } 15655fbe5b58SLinus Walleij 15666e08d6bbSMika Westerberg static int chv_gpio_probe(struct chv_pinctrl *pctrl, int irq) 15676e08d6bbSMika Westerberg { 15686e08d6bbSMika Westerberg const struct chv_gpio_pinrange *range; 15696e08d6bbSMika Westerberg struct gpio_chip *chip = &pctrl->chip; 157070365027SMika Westerberg bool need_valid_mask = !dmi_check_system(chv_no_valid_mask); 157103c4749dSMika Westerberg const struct chv_community *community = pctrl->community; 157203c4749dSMika Westerberg int ret, i, irq_base; 15736e08d6bbSMika Westerberg 15746e08d6bbSMika Westerberg *chip = chv_gpio_chip; 15756e08d6bbSMika Westerberg 157603c4749dSMika Westerberg chip->ngpio = community->pins[community->npins - 1].number + 1; 15776e08d6bbSMika Westerberg chip->label = dev_name(pctrl->dev); 157858383c78SLinus Walleij chip->parent = pctrl->dev; 15796e08d6bbSMika Westerberg chip->base = -1; 15805fbe5b58SLinus Walleij if (need_valid_mask) 15815fbe5b58SLinus Walleij chip->irq.init_valid_mask = chv_init_irq_valid_mask; 15826e08d6bbSMika Westerberg 1583d1073418SMika Westerberg ret = devm_gpiochip_add_data(pctrl->dev, chip, pctrl); 15846e08d6bbSMika Westerberg if (ret) { 15856e08d6bbSMika Westerberg dev_err(pctrl->dev, "Failed to register gpiochip\n"); 15866e08d6bbSMika Westerberg return ret; 15876e08d6bbSMika Westerberg } 15886e08d6bbSMika Westerberg 158903c4749dSMika Westerberg for (i = 0; i < community->ngpio_ranges; i++) { 159003c4749dSMika Westerberg range = &community->gpio_ranges[i]; 159103c4749dSMika Westerberg ret = gpiochip_add_pin_range(chip, dev_name(pctrl->dev), 159203c4749dSMika Westerberg range->base, range->base, 159303c4749dSMika Westerberg range->npins); 15946e08d6bbSMika Westerberg if (ret) { 15956e08d6bbSMika Westerberg dev_err(pctrl->dev, "failed to add GPIO pin range\n"); 1596d1073418SMika Westerberg return ret; 15976e08d6bbSMika Westerberg } 15986e08d6bbSMika Westerberg } 15996e08d6bbSMika Westerberg 1600d2b3c353SMika Westerberg /* 1601d2b3c353SMika Westerberg * The same set of machines in chv_no_valid_mask[] have incorrectly 1602d2b3c353SMika Westerberg * configured GPIOs that generate spurious interrupts so we use 1603d2b3c353SMika Westerberg * this same list to apply another quirk for them. 1604d2b3c353SMika Westerberg * 1605d2b3c353SMika Westerberg * See also https://bugzilla.kernel.org/show_bug.cgi?id=197953. 1606d2b3c353SMika Westerberg */ 1607d2b3c353SMika Westerberg if (!need_valid_mask) { 1608d2b3c353SMika Westerberg /* 1609d2b3c353SMika Westerberg * Mask all interrupts the community is able to generate 1610d2b3c353SMika Westerberg * but leave the ones that can only generate GPEs unmasked. 1611d2b3c353SMika Westerberg */ 1612d2b3c353SMika Westerberg chv_writel(GENMASK(31, pctrl->community->nirqs), 1613d2b3c353SMika Westerberg pctrl->regs + CHV_INTMASK); 1614d2b3c353SMika Westerberg } 1615d2b3c353SMika Westerberg 1616bcb48ccaSMika Westerberg /* Clear all interrupts */ 16176e08d6bbSMika Westerberg chv_writel(0xffff, pctrl->regs + CHV_INTSTAT); 16186e08d6bbSMika Westerberg 1619845e405eSGrygorii Strashko if (!need_valid_mask) { 1620845e405eSGrygorii Strashko irq_base = devm_irq_alloc_descs(pctrl->dev, -1, 0, 162183b9dc11SMika Westerberg community->npins, NUMA_NO_NODE); 1622845e405eSGrygorii Strashko if (irq_base < 0) { 1623845e405eSGrygorii Strashko dev_err(pctrl->dev, "Failed to allocate IRQ numbers\n"); 1624845e405eSGrygorii Strashko return irq_base; 1625845e405eSGrygorii Strashko } 1626845e405eSGrygorii Strashko } 1627845e405eSGrygorii Strashko 162883b9dc11SMika Westerberg ret = gpiochip_irqchip_add(chip, &chv_gpio_irqchip, 0, 1629bcb48ccaSMika Westerberg handle_bad_irq, IRQ_TYPE_NONE); 16306e08d6bbSMika Westerberg if (ret) { 16316e08d6bbSMika Westerberg dev_err(pctrl->dev, "failed to add IRQ chip\n"); 1632d1073418SMika Westerberg return ret; 16336e08d6bbSMika Westerberg } 16346e08d6bbSMika Westerberg 163583b9dc11SMika Westerberg if (!need_valid_mask) { 163683b9dc11SMika Westerberg for (i = 0; i < community->ngpio_ranges; i++) { 163783b9dc11SMika Westerberg range = &community->gpio_ranges[i]; 163883b9dc11SMika Westerberg 163983b9dc11SMika Westerberg irq_domain_associate_many(chip->irq.domain, irq_base, 164083b9dc11SMika Westerberg range->base, range->npins); 164183b9dc11SMika Westerberg irq_base += range->npins; 164283b9dc11SMika Westerberg } 164383b9dc11SMika Westerberg } 164483b9dc11SMika Westerberg 16456e08d6bbSMika Westerberg gpiochip_set_chained_irqchip(chip, &chv_gpio_irqchip, irq, 16466e08d6bbSMika Westerberg chv_gpio_irq_handler); 16476e08d6bbSMika Westerberg return 0; 16486e08d6bbSMika Westerberg } 16496e08d6bbSMika Westerberg 1650a0b02859SHans de Goede static acpi_status chv_pinctrl_mmio_access_handler(u32 function, 1651a0b02859SHans de Goede acpi_physical_address address, u32 bits, u64 *value, 1652a0b02859SHans de Goede void *handler_context, void *region_context) 1653a0b02859SHans de Goede { 1654a0b02859SHans de Goede struct chv_pinctrl *pctrl = region_context; 1655a0b02859SHans de Goede unsigned long flags; 1656a0b02859SHans de Goede acpi_status ret = AE_OK; 1657a0b02859SHans de Goede 1658a0b02859SHans de Goede raw_spin_lock_irqsave(&chv_lock, flags); 1659a0b02859SHans de Goede 1660a0b02859SHans de Goede if (function == ACPI_WRITE) 1661a0b02859SHans de Goede chv_writel((u32)(*value), pctrl->regs + (u32)address); 1662a0b02859SHans de Goede else if (function == ACPI_READ) 1663a0b02859SHans de Goede *value = readl(pctrl->regs + (u32)address); 1664a0b02859SHans de Goede else 1665a0b02859SHans de Goede ret = AE_BAD_PARAMETER; 1666a0b02859SHans de Goede 1667a0b02859SHans de Goede raw_spin_unlock_irqrestore(&chv_lock, flags); 1668a0b02859SHans de Goede 1669a0b02859SHans de Goede return ret; 1670a0b02859SHans de Goede } 1671a0b02859SHans de Goede 16726e08d6bbSMika Westerberg static int chv_pinctrl_probe(struct platform_device *pdev) 16736e08d6bbSMika Westerberg { 16746e08d6bbSMika Westerberg struct chv_pinctrl *pctrl; 16756e08d6bbSMika Westerberg struct acpi_device *adev; 1676a0b02859SHans de Goede acpi_status status; 16776e08d6bbSMika Westerberg int ret, irq, i; 16786e08d6bbSMika Westerberg 16796e08d6bbSMika Westerberg adev = ACPI_COMPANION(&pdev->dev); 16806e08d6bbSMika Westerberg if (!adev) 16816e08d6bbSMika Westerberg return -ENODEV; 16826e08d6bbSMika Westerberg 16836e08d6bbSMika Westerberg pctrl = devm_kzalloc(&pdev->dev, sizeof(*pctrl), GFP_KERNEL); 16846e08d6bbSMika Westerberg if (!pctrl) 16856e08d6bbSMika Westerberg return -ENOMEM; 16866e08d6bbSMika Westerberg 16876e08d6bbSMika Westerberg for (i = 0; i < ARRAY_SIZE(chv_communities); i++) 16886e08d6bbSMika Westerberg if (!strcmp(adev->pnp.unique_id, chv_communities[i]->uid)) { 16896e08d6bbSMika Westerberg pctrl->community = chv_communities[i]; 16906e08d6bbSMika Westerberg break; 16916e08d6bbSMika Westerberg } 16926e08d6bbSMika Westerberg if (i == ARRAY_SIZE(chv_communities)) 16936e08d6bbSMika Westerberg return -ENODEV; 16946e08d6bbSMika Westerberg 16956e08d6bbSMika Westerberg pctrl->dev = &pdev->dev; 16966e08d6bbSMika Westerberg 16979eb457b5SMika Westerberg #ifdef CONFIG_PM_SLEEP 16989eb457b5SMika Westerberg pctrl->saved_pin_context = devm_kcalloc(pctrl->dev, 16999eb457b5SMika Westerberg pctrl->community->npins, sizeof(*pctrl->saved_pin_context), 17009eb457b5SMika Westerberg GFP_KERNEL); 17019eb457b5SMika Westerberg if (!pctrl->saved_pin_context) 17029eb457b5SMika Westerberg return -ENOMEM; 17039eb457b5SMika Westerberg #endif 17049eb457b5SMika Westerberg 1705a86f12b2SAndy Shevchenko pctrl->regs = devm_platform_ioremap_resource(pdev, 0); 17066e08d6bbSMika Westerberg if (IS_ERR(pctrl->regs)) 17076e08d6bbSMika Westerberg return PTR_ERR(pctrl->regs); 17086e08d6bbSMika Westerberg 17096e08d6bbSMika Westerberg irq = platform_get_irq(pdev, 0); 171057afe3eaSStephen Boyd if (irq < 0) 17116e08d6bbSMika Westerberg return irq; 17126e08d6bbSMika Westerberg 17136e08d6bbSMika Westerberg pctrl->pctldesc = chv_pinctrl_desc; 17146e08d6bbSMika Westerberg pctrl->pctldesc.name = dev_name(&pdev->dev); 17156e08d6bbSMika Westerberg pctrl->pctldesc.pins = pctrl->community->pins; 17166e08d6bbSMika Westerberg pctrl->pctldesc.npins = pctrl->community->npins; 17176e08d6bbSMika Westerberg 17187cf061faSLaxman Dewangan pctrl->pctldev = devm_pinctrl_register(&pdev->dev, &pctrl->pctldesc, 17197cf061faSLaxman Dewangan pctrl); 1720323de9efSMasahiro Yamada if (IS_ERR(pctrl->pctldev)) { 17216e08d6bbSMika Westerberg dev_err(&pdev->dev, "failed to register pinctrl driver\n"); 1722323de9efSMasahiro Yamada return PTR_ERR(pctrl->pctldev); 17236e08d6bbSMika Westerberg } 17246e08d6bbSMika Westerberg 17256e08d6bbSMika Westerberg ret = chv_gpio_probe(pctrl, irq); 17267cf061faSLaxman Dewangan if (ret) 17276e08d6bbSMika Westerberg return ret; 17286e08d6bbSMika Westerberg 1729a0b02859SHans de Goede status = acpi_install_address_space_handler(adev->handle, 1730a0b02859SHans de Goede pctrl->community->acpi_space_id, 1731a0b02859SHans de Goede chv_pinctrl_mmio_access_handler, 1732a0b02859SHans de Goede NULL, pctrl); 1733a0b02859SHans de Goede if (ACPI_FAILURE(status)) 1734a0b02859SHans de Goede dev_err(&pdev->dev, "failed to install ACPI addr space handler\n"); 1735a0b02859SHans de Goede 17366e08d6bbSMika Westerberg platform_set_drvdata(pdev, pctrl); 17376e08d6bbSMika Westerberg 17386e08d6bbSMika Westerberg return 0; 17396e08d6bbSMika Westerberg } 17406e08d6bbSMika Westerberg 1741a0b02859SHans de Goede static int chv_pinctrl_remove(struct platform_device *pdev) 1742a0b02859SHans de Goede { 1743a0b02859SHans de Goede struct chv_pinctrl *pctrl = platform_get_drvdata(pdev); 1744a0b02859SHans de Goede 1745a0b02859SHans de Goede acpi_remove_address_space_handler(ACPI_COMPANION(&pdev->dev), 1746a0b02859SHans de Goede pctrl->community->acpi_space_id, 1747a0b02859SHans de Goede chv_pinctrl_mmio_access_handler); 1748a0b02859SHans de Goede 1749a0b02859SHans de Goede return 0; 1750a0b02859SHans de Goede } 1751a0b02859SHans de Goede 17529eb457b5SMika Westerberg #ifdef CONFIG_PM_SLEEP 1753d2cdf5dcSMika Westerberg static int chv_pinctrl_suspend_noirq(struct device *dev) 17549eb457b5SMika Westerberg { 1755a4833c60SWolfram Sang struct chv_pinctrl *pctrl = dev_get_drvdata(dev); 175656211121SMika Westerberg unsigned long flags; 17579eb457b5SMika Westerberg int i; 17589eb457b5SMika Westerberg 175956211121SMika Westerberg raw_spin_lock_irqsave(&chv_lock, flags); 176056211121SMika Westerberg 17619eb457b5SMika Westerberg pctrl->saved_intmask = readl(pctrl->regs + CHV_INTMASK); 17629eb457b5SMika Westerberg 17639eb457b5SMika Westerberg for (i = 0; i < pctrl->community->npins; i++) { 17649eb457b5SMika Westerberg const struct pinctrl_pin_desc *desc; 17659eb457b5SMika Westerberg struct chv_pin_context *ctx; 17669eb457b5SMika Westerberg void __iomem *reg; 17679eb457b5SMika Westerberg 17689eb457b5SMika Westerberg desc = &pctrl->community->pins[i]; 17699eb457b5SMika Westerberg if (chv_pad_locked(pctrl, desc->number)) 17709eb457b5SMika Westerberg continue; 17719eb457b5SMika Westerberg 17729eb457b5SMika Westerberg ctx = &pctrl->saved_pin_context[i]; 17739eb457b5SMika Westerberg 17749eb457b5SMika Westerberg reg = chv_padreg(pctrl, desc->number, CHV_PADCTRL0); 17759eb457b5SMika Westerberg ctx->padctrl0 = readl(reg) & ~CHV_PADCTRL0_GPIORXSTATE; 17769eb457b5SMika Westerberg 17779eb457b5SMika Westerberg reg = chv_padreg(pctrl, desc->number, CHV_PADCTRL1); 17789eb457b5SMika Westerberg ctx->padctrl1 = readl(reg); 17799eb457b5SMika Westerberg } 17809eb457b5SMika Westerberg 178156211121SMika Westerberg raw_spin_unlock_irqrestore(&chv_lock, flags); 178256211121SMika Westerberg 17839eb457b5SMika Westerberg return 0; 17849eb457b5SMika Westerberg } 17859eb457b5SMika Westerberg 1786d2cdf5dcSMika Westerberg static int chv_pinctrl_resume_noirq(struct device *dev) 17879eb457b5SMika Westerberg { 1788a4833c60SWolfram Sang struct chv_pinctrl *pctrl = dev_get_drvdata(dev); 178956211121SMika Westerberg unsigned long flags; 17909eb457b5SMika Westerberg int i; 17919eb457b5SMika Westerberg 179256211121SMika Westerberg raw_spin_lock_irqsave(&chv_lock, flags); 179356211121SMika Westerberg 17949eb457b5SMika Westerberg /* 17959eb457b5SMika Westerberg * Mask all interrupts before restoring per-pin configuration 17969eb457b5SMika Westerberg * registers because we don't know in which state BIOS left them 17979eb457b5SMika Westerberg * upon exiting suspend. 17989eb457b5SMika Westerberg */ 17999eb457b5SMika Westerberg chv_writel(0, pctrl->regs + CHV_INTMASK); 18009eb457b5SMika Westerberg 18019eb457b5SMika Westerberg for (i = 0; i < pctrl->community->npins; i++) { 18029eb457b5SMika Westerberg const struct pinctrl_pin_desc *desc; 18039eb457b5SMika Westerberg const struct chv_pin_context *ctx; 18049eb457b5SMika Westerberg void __iomem *reg; 18059eb457b5SMika Westerberg u32 val; 18069eb457b5SMika Westerberg 18079eb457b5SMika Westerberg desc = &pctrl->community->pins[i]; 18089eb457b5SMika Westerberg if (chv_pad_locked(pctrl, desc->number)) 18099eb457b5SMika Westerberg continue; 18109eb457b5SMika Westerberg 18119eb457b5SMika Westerberg ctx = &pctrl->saved_pin_context[i]; 18129eb457b5SMika Westerberg 18139eb457b5SMika Westerberg /* Only restore if our saved state differs from the current */ 18149eb457b5SMika Westerberg reg = chv_padreg(pctrl, desc->number, CHV_PADCTRL0); 18159eb457b5SMika Westerberg val = readl(reg) & ~CHV_PADCTRL0_GPIORXSTATE; 18169eb457b5SMika Westerberg if (ctx->padctrl0 != val) { 18179eb457b5SMika Westerberg chv_writel(ctx->padctrl0, reg); 18189eb457b5SMika Westerberg dev_dbg(pctrl->dev, "restored pin %2u ctrl0 0x%08x\n", 18199eb457b5SMika Westerberg desc->number, readl(reg)); 18209eb457b5SMika Westerberg } 18219eb457b5SMika Westerberg 18229eb457b5SMika Westerberg reg = chv_padreg(pctrl, desc->number, CHV_PADCTRL1); 18239eb457b5SMika Westerberg val = readl(reg); 18249eb457b5SMika Westerberg if (ctx->padctrl1 != val) { 18259eb457b5SMika Westerberg chv_writel(ctx->padctrl1, reg); 18269eb457b5SMika Westerberg dev_dbg(pctrl->dev, "restored pin %2u ctrl1 0x%08x\n", 18279eb457b5SMika Westerberg desc->number, readl(reg)); 18289eb457b5SMika Westerberg } 18299eb457b5SMika Westerberg } 18309eb457b5SMika Westerberg 18319eb457b5SMika Westerberg /* 18329eb457b5SMika Westerberg * Now that all pins are restored to known state, we can restore 18339eb457b5SMika Westerberg * the interrupt mask register as well. 18349eb457b5SMika Westerberg */ 18359eb457b5SMika Westerberg chv_writel(0xffff, pctrl->regs + CHV_INTSTAT); 18369eb457b5SMika Westerberg chv_writel(pctrl->saved_intmask, pctrl->regs + CHV_INTMASK); 18379eb457b5SMika Westerberg 183856211121SMika Westerberg raw_spin_unlock_irqrestore(&chv_lock, flags); 183956211121SMika Westerberg 18409eb457b5SMika Westerberg return 0; 18419eb457b5SMika Westerberg } 18429eb457b5SMika Westerberg #endif 18439eb457b5SMika Westerberg 18449eb457b5SMika Westerberg static const struct dev_pm_ops chv_pinctrl_pm_ops = { 1845d2cdf5dcSMika Westerberg SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(chv_pinctrl_suspend_noirq, 1846d2cdf5dcSMika Westerberg chv_pinctrl_resume_noirq) 18479eb457b5SMika Westerberg }; 18489eb457b5SMika Westerberg 18496e08d6bbSMika Westerberg static const struct acpi_device_id chv_pinctrl_acpi_match[] = { 18506e08d6bbSMika Westerberg { "INT33FF" }, 18516e08d6bbSMika Westerberg { } 18526e08d6bbSMika Westerberg }; 18536e08d6bbSMika Westerberg MODULE_DEVICE_TABLE(acpi, chv_pinctrl_acpi_match); 18546e08d6bbSMika Westerberg 18556e08d6bbSMika Westerberg static struct platform_driver chv_pinctrl_driver = { 18566e08d6bbSMika Westerberg .probe = chv_pinctrl_probe, 1857a0b02859SHans de Goede .remove = chv_pinctrl_remove, 18586e08d6bbSMika Westerberg .driver = { 18596e08d6bbSMika Westerberg .name = "cherryview-pinctrl", 18609eb457b5SMika Westerberg .pm = &chv_pinctrl_pm_ops, 18616e08d6bbSMika Westerberg .acpi_match_table = chv_pinctrl_acpi_match, 18626e08d6bbSMika Westerberg }, 18636e08d6bbSMika Westerberg }; 18646e08d6bbSMika Westerberg 18656e08d6bbSMika Westerberg static int __init chv_pinctrl_init(void) 18666e08d6bbSMika Westerberg { 18676e08d6bbSMika Westerberg return platform_driver_register(&chv_pinctrl_driver); 18686e08d6bbSMika Westerberg } 18696e08d6bbSMika Westerberg subsys_initcall(chv_pinctrl_init); 18706e08d6bbSMika Westerberg 18716e08d6bbSMika Westerberg static void __exit chv_pinctrl_exit(void) 18726e08d6bbSMika Westerberg { 18736e08d6bbSMika Westerberg platform_driver_unregister(&chv_pinctrl_driver); 18746e08d6bbSMika Westerberg } 18756e08d6bbSMika Westerberg module_exit(chv_pinctrl_exit); 18766e08d6bbSMika Westerberg 18776e08d6bbSMika Westerberg MODULE_AUTHOR("Mika Westerberg <mika.westerberg@linux.intel.com>"); 18786e08d6bbSMika Westerberg MODULE_DESCRIPTION("Intel Cherryview/Braswell pinctrl driver"); 18796e08d6bbSMika Westerberg MODULE_LICENSE("GPL v2"); 1880