190f80d95SChun-Kuang Hu // SPDX-License-Identifier: GPL-2.0
290f80d95SChun-Kuang Hu /*
390f80d95SChun-Kuang Hu * Copyright (c) 2019 MediaTek Inc.
490f80d95SChun-Kuang Hu * Author: jitao.shi <jitao.shi@mediatek.com>
590f80d95SChun-Kuang Hu */
690f80d95SChun-Kuang Hu
7*bd4ba730SChunfeng Yun #include "phy-mtk-io.h"
890f80d95SChun-Kuang Hu #include "phy-mtk-mipi-dsi.h"
990f80d95SChun-Kuang Hu
1090f80d95SChun-Kuang Hu #define MIPITX_DSI_CON 0x00
1190f80d95SChun-Kuang Hu #define RG_DSI_LDOCORE_EN BIT(0)
1290f80d95SChun-Kuang Hu #define RG_DSI_CKG_LDOOUT_EN BIT(1)
137bd72714SChunfeng Yun #define RG_DSI_BCLK_SEL GENMASK(3, 2)
147bd72714SChunfeng Yun #define RG_DSI_LD_IDX_SEL GENMASK(6, 4)
157bd72714SChunfeng Yun #define RG_DSI_PHYCLK_SEL GENMASK(9, 8)
1690f80d95SChun-Kuang Hu #define RG_DSI_DSICLK_FREQ_SEL BIT(10)
1790f80d95SChun-Kuang Hu #define RG_DSI_LPTX_CLMP_EN BIT(11)
1890f80d95SChun-Kuang Hu
1990f80d95SChun-Kuang Hu #define MIPITX_DSI_CLOCK_LANE 0x04
2090f80d95SChun-Kuang Hu #define MIPITX_DSI_DATA_LANE0 0x08
2190f80d95SChun-Kuang Hu #define MIPITX_DSI_DATA_LANE1 0x0c
2290f80d95SChun-Kuang Hu #define MIPITX_DSI_DATA_LANE2 0x10
2390f80d95SChun-Kuang Hu #define MIPITX_DSI_DATA_LANE3 0x14
2490f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LDOOUT_EN BIT(0)
2590f80d95SChun-Kuang Hu #define RG_DSI_LNTx_CKLANE_EN BIT(1)
2690f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LPTX_IPLUS1 BIT(2)
2790f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LPTX_IPLUS2 BIT(3)
2890f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LPTX_IMINUS BIT(4)
2990f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LPCD_IPLUS BIT(5)
3090f80d95SChun-Kuang Hu #define RG_DSI_LNTx_LPCD_IMINUS BIT(6)
317bd72714SChunfeng Yun #define RG_DSI_LNTx_RT_CODE GENMASK(11, 8)
3290f80d95SChun-Kuang Hu
3390f80d95SChun-Kuang Hu #define MIPITX_DSI_TOP_CON 0x40
3490f80d95SChun-Kuang Hu #define RG_DSI_LNT_INTR_EN BIT(0)
3590f80d95SChun-Kuang Hu #define RG_DSI_LNT_HS_BIAS_EN BIT(1)
3690f80d95SChun-Kuang Hu #define RG_DSI_LNT_IMP_CAL_EN BIT(2)
3790f80d95SChun-Kuang Hu #define RG_DSI_LNT_TESTMODE_EN BIT(3)
387bd72714SChunfeng Yun #define RG_DSI_LNT_IMP_CAL_CODE GENMASK(7, 4)
397bd72714SChunfeng Yun #define RG_DSI_LNT_AIO_SEL GENMASK(10, 8)
4090f80d95SChun-Kuang Hu #define RG_DSI_PAD_TIE_LOW_EN BIT(11)
4190f80d95SChun-Kuang Hu #define RG_DSI_DEBUG_INPUT_EN BIT(12)
427bd72714SChunfeng Yun #define RG_DSI_PRESERVE GENMASK(15, 13)
4390f80d95SChun-Kuang Hu
4490f80d95SChun-Kuang Hu #define MIPITX_DSI_BG_CON 0x44
4590f80d95SChun-Kuang Hu #define RG_DSI_BG_CORE_EN BIT(0)
4690f80d95SChun-Kuang Hu #define RG_DSI_BG_CKEN BIT(1)
477bd72714SChunfeng Yun #define RG_DSI_BG_DIV GENMASK(3, 2)
4890f80d95SChun-Kuang Hu #define RG_DSI_BG_FAST_CHARGE BIT(4)
497bd72714SChunfeng Yun
507bd72714SChunfeng Yun #define RG_DSI_V12_SEL GENMASK(7, 5)
517bd72714SChunfeng Yun #define RG_DSI_V10_SEL GENMASK(10, 8)
527bd72714SChunfeng Yun #define RG_DSI_V072_SEL GENMASK(13, 11)
537bd72714SChunfeng Yun #define RG_DSI_V04_SEL GENMASK(16, 14)
547bd72714SChunfeng Yun #define RG_DSI_V032_SEL GENMASK(19, 17)
557bd72714SChunfeng Yun #define RG_DSI_V02_SEL GENMASK(22, 20)
567bd72714SChunfeng Yun #define RG_DSI_VOUT_MSK \
577bd72714SChunfeng Yun (RG_DSI_V12_SEL | RG_DSI_V10_SEL | RG_DSI_V072_SEL | \
587bd72714SChunfeng Yun RG_DSI_V04_SEL | RG_DSI_V032_SEL | RG_DSI_V02_SEL)
597bd72714SChunfeng Yun #define RG_DSI_BG_R1_TRIM GENMASK(27, 24)
607bd72714SChunfeng Yun #define RG_DSI_BG_R2_TRIM GENMASK(31, 28)
6190f80d95SChun-Kuang Hu
6290f80d95SChun-Kuang Hu #define MIPITX_DSI_PLL_CON0 0x50
6390f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_PLL_EN BIT(0)
647bd72714SChunfeng Yun #define RG_DSI_MPPLL_PREDIV GENMASK(2, 1)
657bd72714SChunfeng Yun #define RG_DSI_MPPLL_TXDIV0 GENMASK(4, 3)
667bd72714SChunfeng Yun #define RG_DSI_MPPLL_TXDIV1 GENMASK(6, 5)
677bd72714SChunfeng Yun #define RG_DSI_MPPLL_POSDIV GENMASK(9, 7)
687bd72714SChunfeng Yun #define RG_DSI_MPPLL_DIV_MSK \
697bd72714SChunfeng Yun (RG_DSI_MPPLL_PREDIV | RG_DSI_MPPLL_TXDIV0 | \
707bd72714SChunfeng Yun RG_DSI_MPPLL_TXDIV1 | RG_DSI_MPPLL_POSDIV)
7190f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_MONVC_EN BIT(10)
7290f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_MONREF_EN BIT(11)
7390f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_VOD_EN BIT(12)
7490f80d95SChun-Kuang Hu
7590f80d95SChun-Kuang Hu #define MIPITX_DSI_PLL_CON1 0x54
7690f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_FRA_EN BIT(0)
7790f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_SSC_PH_INIT BIT(1)
7890f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_SSC_EN BIT(2)
797bd72714SChunfeng Yun #define RG_DSI_MPPLL_SDM_SSC_PRD GENMASK(31, 16)
8090f80d95SChun-Kuang Hu
8190f80d95SChun-Kuang Hu #define MIPITX_DSI_PLL_CON2 0x58
8290f80d95SChun-Kuang Hu
8390f80d95SChun-Kuang Hu #define MIPITX_DSI_PLL_TOP 0x64
847bd72714SChunfeng Yun #define RG_DSI_MPPLL_PRESERVE GENMASK(15, 8)
8590f80d95SChun-Kuang Hu
8690f80d95SChun-Kuang Hu #define MIPITX_DSI_PLL_PWR 0x68
8790f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_PWR_ON BIT(0)
8890f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_ISO_EN BIT(1)
8990f80d95SChun-Kuang Hu #define RG_DSI_MPPLL_SDM_PWR_ACK BIT(8)
9090f80d95SChun-Kuang Hu
9190f80d95SChun-Kuang Hu #define MIPITX_DSI_SW_CTRL 0x80
9290f80d95SChun-Kuang Hu #define SW_CTRL_EN BIT(0)
9390f80d95SChun-Kuang Hu
9490f80d95SChun-Kuang Hu #define MIPITX_DSI_SW_CTRL_CON0 0x84
9590f80d95SChun-Kuang Hu #define SW_LNTC_LPTX_PRE_OE BIT(0)
9690f80d95SChun-Kuang Hu #define SW_LNTC_LPTX_OE BIT(1)
9790f80d95SChun-Kuang Hu #define SW_LNTC_LPTX_P BIT(2)
9890f80d95SChun-Kuang Hu #define SW_LNTC_LPTX_N BIT(3)
9990f80d95SChun-Kuang Hu #define SW_LNTC_HSTX_PRE_OE BIT(4)
10090f80d95SChun-Kuang Hu #define SW_LNTC_HSTX_OE BIT(5)
10190f80d95SChun-Kuang Hu #define SW_LNTC_HSTX_ZEROCLK BIT(6)
10290f80d95SChun-Kuang Hu #define SW_LNT0_LPTX_PRE_OE BIT(7)
10390f80d95SChun-Kuang Hu #define SW_LNT0_LPTX_OE BIT(8)
10490f80d95SChun-Kuang Hu #define SW_LNT0_LPTX_P BIT(9)
10590f80d95SChun-Kuang Hu #define SW_LNT0_LPTX_N BIT(10)
10690f80d95SChun-Kuang Hu #define SW_LNT0_HSTX_PRE_OE BIT(11)
10790f80d95SChun-Kuang Hu #define SW_LNT0_HSTX_OE BIT(12)
10890f80d95SChun-Kuang Hu #define SW_LNT0_LPRX_EN BIT(13)
10990f80d95SChun-Kuang Hu #define SW_LNT1_LPTX_PRE_OE BIT(14)
11090f80d95SChun-Kuang Hu #define SW_LNT1_LPTX_OE BIT(15)
11190f80d95SChun-Kuang Hu #define SW_LNT1_LPTX_P BIT(16)
11290f80d95SChun-Kuang Hu #define SW_LNT1_LPTX_N BIT(17)
11390f80d95SChun-Kuang Hu #define SW_LNT1_HSTX_PRE_OE BIT(18)
11490f80d95SChun-Kuang Hu #define SW_LNT1_HSTX_OE BIT(19)
11590f80d95SChun-Kuang Hu #define SW_LNT2_LPTX_PRE_OE BIT(20)
11690f80d95SChun-Kuang Hu #define SW_LNT2_LPTX_OE BIT(21)
11790f80d95SChun-Kuang Hu #define SW_LNT2_LPTX_P BIT(22)
11890f80d95SChun-Kuang Hu #define SW_LNT2_LPTX_N BIT(23)
11990f80d95SChun-Kuang Hu #define SW_LNT2_HSTX_PRE_OE BIT(24)
12090f80d95SChun-Kuang Hu #define SW_LNT2_HSTX_OE BIT(25)
12190f80d95SChun-Kuang Hu
mtk_mipi_tx_pll_prepare(struct clk_hw * hw)12290f80d95SChun-Kuang Hu static int mtk_mipi_tx_pll_prepare(struct clk_hw *hw)
12390f80d95SChun-Kuang Hu {
12490f80d95SChun-Kuang Hu struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
125*bd4ba730SChunfeng Yun void __iomem *base = mipi_tx->regs;
12690f80d95SChun-Kuang Hu u8 txdiv, txdiv0, txdiv1;
12790f80d95SChun-Kuang Hu u64 pcw;
12890f80d95SChun-Kuang Hu
12990f80d95SChun-Kuang Hu dev_dbg(mipi_tx->dev, "prepare: %u Hz\n", mipi_tx->data_rate);
13090f80d95SChun-Kuang Hu
13190f80d95SChun-Kuang Hu if (mipi_tx->data_rate >= 500000000) {
13290f80d95SChun-Kuang Hu txdiv = 1;
13390f80d95SChun-Kuang Hu txdiv0 = 0;
13490f80d95SChun-Kuang Hu txdiv1 = 0;
13590f80d95SChun-Kuang Hu } else if (mipi_tx->data_rate >= 250000000) {
13690f80d95SChun-Kuang Hu txdiv = 2;
13790f80d95SChun-Kuang Hu txdiv0 = 1;
13890f80d95SChun-Kuang Hu txdiv1 = 0;
13990f80d95SChun-Kuang Hu } else if (mipi_tx->data_rate >= 125000000) {
14090f80d95SChun-Kuang Hu txdiv = 4;
14190f80d95SChun-Kuang Hu txdiv0 = 2;
14290f80d95SChun-Kuang Hu txdiv1 = 0;
14390f80d95SChun-Kuang Hu } else if (mipi_tx->data_rate > 62000000) {
14490f80d95SChun-Kuang Hu txdiv = 8;
14590f80d95SChun-Kuang Hu txdiv0 = 2;
14690f80d95SChun-Kuang Hu txdiv1 = 1;
14790f80d95SChun-Kuang Hu } else if (mipi_tx->data_rate >= 50000000) {
14890f80d95SChun-Kuang Hu txdiv = 16;
14990f80d95SChun-Kuang Hu txdiv0 = 2;
15090f80d95SChun-Kuang Hu txdiv1 = 2;
15190f80d95SChun-Kuang Hu } else {
15290f80d95SChun-Kuang Hu return -EINVAL;
15390f80d95SChun-Kuang Hu }
15490f80d95SChun-Kuang Hu
155*bd4ba730SChunfeng Yun mtk_phy_update_bits(base + MIPITX_DSI_BG_CON,
156*bd4ba730SChunfeng Yun RG_DSI_VOUT_MSK | RG_DSI_BG_CKEN |
157*bd4ba730SChunfeng Yun RG_DSI_BG_CORE_EN,
158993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V02_SEL, 4) |
159993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V032_SEL, 4) |
160993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V04_SEL, 4) |
161993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V072_SEL, 4) |
162993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V10_SEL, 4) |
163993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_V12_SEL, 4) |
16490f80d95SChun-Kuang Hu RG_DSI_BG_CKEN | RG_DSI_BG_CORE_EN);
16590f80d95SChun-Kuang Hu
16690f80d95SChun-Kuang Hu usleep_range(30, 100);
16790f80d95SChun-Kuang Hu
168*bd4ba730SChunfeng Yun mtk_phy_update_bits(base + MIPITX_DSI_TOP_CON,
16990f80d95SChun-Kuang Hu RG_DSI_LNT_IMP_CAL_CODE | RG_DSI_LNT_HS_BIAS_EN,
170993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_LNT_IMP_CAL_CODE, 8) |
171993aa53eSChunfeng Yun RG_DSI_LNT_HS_BIAS_EN);
17290f80d95SChun-Kuang Hu
173*bd4ba730SChunfeng Yun mtk_phy_set_bits(base + MIPITX_DSI_CON,
17490f80d95SChun-Kuang Hu RG_DSI_CKG_LDOOUT_EN | RG_DSI_LDOCORE_EN);
17590f80d95SChun-Kuang Hu
176*bd4ba730SChunfeng Yun mtk_phy_update_bits(base + MIPITX_DSI_PLL_PWR,
177*bd4ba730SChunfeng Yun RG_DSI_MPPLL_SDM_PWR_ON | RG_DSI_MPPLL_SDM_ISO_EN,
17890f80d95SChun-Kuang Hu RG_DSI_MPPLL_SDM_PWR_ON);
17990f80d95SChun-Kuang Hu
180*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON0, RG_DSI_MPPLL_PLL_EN);
18190f80d95SChun-Kuang Hu
182*bd4ba730SChunfeng Yun mtk_phy_update_bits(base + MIPITX_DSI_PLL_CON0,
18390f80d95SChun-Kuang Hu RG_DSI_MPPLL_TXDIV0 | RG_DSI_MPPLL_TXDIV1 |
18490f80d95SChun-Kuang Hu RG_DSI_MPPLL_PREDIV,
185993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_MPPLL_TXDIV0, txdiv0) |
186993aa53eSChunfeng Yun FIELD_PREP(RG_DSI_MPPLL_TXDIV1, txdiv1));
18790f80d95SChun-Kuang Hu
18890f80d95SChun-Kuang Hu /*
18990f80d95SChun-Kuang Hu * PLL PCW config
19090f80d95SChun-Kuang Hu * PCW bit 24~30 = integer part of pcw
19190f80d95SChun-Kuang Hu * PCW bit 0~23 = fractional part of pcw
19290f80d95SChun-Kuang Hu * pcw = data_Rate*4*txdiv/(Ref_clk*2);
19390f80d95SChun-Kuang Hu * Post DIV =4, so need data_Rate*4
19490f80d95SChun-Kuang Hu * Ref_clk is 26MHz
19590f80d95SChun-Kuang Hu */
196*bd4ba730SChunfeng Yun pcw = div_u64(((u64)mipi_tx->data_rate * 2 * txdiv) << 24, 26000000);
197*bd4ba730SChunfeng Yun writel(pcw, base + MIPITX_DSI_PLL_CON2);
19890f80d95SChun-Kuang Hu
199*bd4ba730SChunfeng Yun mtk_phy_set_bits(base + MIPITX_DSI_PLL_CON1, RG_DSI_MPPLL_SDM_FRA_EN);
20090f80d95SChun-Kuang Hu
201*bd4ba730SChunfeng Yun mtk_phy_set_bits(base + MIPITX_DSI_PLL_CON0, RG_DSI_MPPLL_PLL_EN);
20290f80d95SChun-Kuang Hu
20390f80d95SChun-Kuang Hu usleep_range(20, 100);
20490f80d95SChun-Kuang Hu
205*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON1, RG_DSI_MPPLL_SDM_SSC_EN);
20690f80d95SChun-Kuang Hu
207*bd4ba730SChunfeng Yun mtk_phy_update_field(base + MIPITX_DSI_PLL_TOP,
20890f80d95SChun-Kuang Hu RG_DSI_MPPLL_PRESERVE,
20990f80d95SChun-Kuang Hu mipi_tx->driver_data->mppll_preserve);
21090f80d95SChun-Kuang Hu
21190f80d95SChun-Kuang Hu return 0;
21290f80d95SChun-Kuang Hu }
21390f80d95SChun-Kuang Hu
mtk_mipi_tx_pll_unprepare(struct clk_hw * hw)21490f80d95SChun-Kuang Hu static void mtk_mipi_tx_pll_unprepare(struct clk_hw *hw)
21590f80d95SChun-Kuang Hu {
21690f80d95SChun-Kuang Hu struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
217*bd4ba730SChunfeng Yun void __iomem *base = mipi_tx->regs;
21890f80d95SChun-Kuang Hu
21990f80d95SChun-Kuang Hu dev_dbg(mipi_tx->dev, "unprepare\n");
22090f80d95SChun-Kuang Hu
221*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON0, RG_DSI_MPPLL_PLL_EN);
22290f80d95SChun-Kuang Hu
223*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_PLL_TOP, RG_DSI_MPPLL_PRESERVE);
22490f80d95SChun-Kuang Hu
225*bd4ba730SChunfeng Yun mtk_phy_update_bits(base + MIPITX_DSI_PLL_PWR,
226*bd4ba730SChunfeng Yun RG_DSI_MPPLL_SDM_ISO_EN | RG_DSI_MPPLL_SDM_PWR_ON,
22790f80d95SChun-Kuang Hu RG_DSI_MPPLL_SDM_ISO_EN);
22890f80d95SChun-Kuang Hu
229*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_TOP_CON, RG_DSI_LNT_HS_BIAS_EN);
23090f80d95SChun-Kuang Hu
231*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_CON,
23290f80d95SChun-Kuang Hu RG_DSI_CKG_LDOOUT_EN | RG_DSI_LDOCORE_EN);
23390f80d95SChun-Kuang Hu
234*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_BG_CON,
23590f80d95SChun-Kuang Hu RG_DSI_BG_CKEN | RG_DSI_BG_CORE_EN);
23690f80d95SChun-Kuang Hu
237*bd4ba730SChunfeng Yun mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON0, RG_DSI_MPPLL_DIV_MSK);
23890f80d95SChun-Kuang Hu }
23990f80d95SChun-Kuang Hu
mtk_mipi_tx_pll_round_rate(struct clk_hw * hw,unsigned long rate,unsigned long * prate)24090f80d95SChun-Kuang Hu static long mtk_mipi_tx_pll_round_rate(struct clk_hw *hw, unsigned long rate,
24190f80d95SChun-Kuang Hu unsigned long *prate)
24290f80d95SChun-Kuang Hu {
24390f80d95SChun-Kuang Hu return clamp_val(rate, 50000000, 1250000000);
24490f80d95SChun-Kuang Hu }
24590f80d95SChun-Kuang Hu
24690f80d95SChun-Kuang Hu static const struct clk_ops mtk_mipi_tx_pll_ops = {
24790f80d95SChun-Kuang Hu .prepare = mtk_mipi_tx_pll_prepare,
24890f80d95SChun-Kuang Hu .unprepare = mtk_mipi_tx_pll_unprepare,
24990f80d95SChun-Kuang Hu .round_rate = mtk_mipi_tx_pll_round_rate,
25090f80d95SChun-Kuang Hu .set_rate = mtk_mipi_tx_pll_set_rate,
25190f80d95SChun-Kuang Hu .recalc_rate = mtk_mipi_tx_pll_recalc_rate,
25290f80d95SChun-Kuang Hu };
25390f80d95SChun-Kuang Hu
mtk_mipi_tx_power_on_signal(struct phy * phy)25490f80d95SChun-Kuang Hu static void mtk_mipi_tx_power_on_signal(struct phy *phy)
25590f80d95SChun-Kuang Hu {
25690f80d95SChun-Kuang Hu struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);
25790f80d95SChun-Kuang Hu u32 reg;
25890f80d95SChun-Kuang Hu
25990f80d95SChun-Kuang Hu for (reg = MIPITX_DSI_CLOCK_LANE;
26090f80d95SChun-Kuang Hu reg <= MIPITX_DSI_DATA_LANE3; reg += 4)
261*bd4ba730SChunfeng Yun mtk_phy_set_bits(mipi_tx->regs + reg, RG_DSI_LNTx_LDOOUT_EN);
26290f80d95SChun-Kuang Hu
263*bd4ba730SChunfeng Yun mtk_phy_clear_bits(mipi_tx->regs + MIPITX_DSI_TOP_CON,
26490f80d95SChun-Kuang Hu RG_DSI_PAD_TIE_LOW_EN);
26590f80d95SChun-Kuang Hu }
26690f80d95SChun-Kuang Hu
mtk_mipi_tx_power_off_signal(struct phy * phy)26790f80d95SChun-Kuang Hu static void mtk_mipi_tx_power_off_signal(struct phy *phy)
26890f80d95SChun-Kuang Hu {
26990f80d95SChun-Kuang Hu struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);
27090f80d95SChun-Kuang Hu u32 reg;
27190f80d95SChun-Kuang Hu
272*bd4ba730SChunfeng Yun mtk_phy_set_bits(mipi_tx->regs + MIPITX_DSI_TOP_CON,
27390f80d95SChun-Kuang Hu RG_DSI_PAD_TIE_LOW_EN);
27490f80d95SChun-Kuang Hu
27590f80d95SChun-Kuang Hu for (reg = MIPITX_DSI_CLOCK_LANE;
27690f80d95SChun-Kuang Hu reg <= MIPITX_DSI_DATA_LANE3; reg += 4)
277*bd4ba730SChunfeng Yun mtk_phy_clear_bits(mipi_tx->regs + reg, RG_DSI_LNTx_LDOOUT_EN);
27890f80d95SChun-Kuang Hu }
27990f80d95SChun-Kuang Hu
28090f80d95SChun-Kuang Hu const struct mtk_mipitx_data mt2701_mipitx_data = {
281*bd4ba730SChunfeng Yun .mppll_preserve = 3,
28290f80d95SChun-Kuang Hu .mipi_tx_clk_ops = &mtk_mipi_tx_pll_ops,
28390f80d95SChun-Kuang Hu .mipi_tx_enable_signal = mtk_mipi_tx_power_on_signal,
28490f80d95SChun-Kuang Hu .mipi_tx_disable_signal = mtk_mipi_tx_power_off_signal,
28590f80d95SChun-Kuang Hu };
28690f80d95SChun-Kuang Hu
28790f80d95SChun-Kuang Hu const struct mtk_mipitx_data mt8173_mipitx_data = {
288*bd4ba730SChunfeng Yun .mppll_preserve = 0,
28990f80d95SChun-Kuang Hu .mipi_tx_clk_ops = &mtk_mipi_tx_pll_ops,
29090f80d95SChun-Kuang Hu .mipi_tx_enable_signal = mtk_mipi_tx_power_on_signal,
29190f80d95SChun-Kuang Hu .mipi_tx_disable_signal = mtk_mipi_tx_power_off_signal,
29290f80d95SChun-Kuang Hu };
293