148fa0b4dSLarry Finger /* SPDX-License-Identifier: GPL-2.0 */ 248fa0b4dSLarry Finger /* Copyright(c) 2009-2012 Realtek Corporation.*/ 3f1d2b4d3SLarry Finger 4f1d2b4d3SLarry Finger #ifndef __RTL8723E_PWRSEQ_H__ 5f1d2b4d3SLarry Finger #define __RTL8723E_PWRSEQ_H__ 6f1d2b4d3SLarry Finger 7f1d2b4d3SLarry Finger #include "../pwrseqcmd.h" 8f1d2b4d3SLarry Finger /* 9f1d2b4d3SLarry Finger * Check document WM-20110607-Paul-RTL8723A_Power_Architecture-R02.vsd 10f1d2b4d3SLarry Finger * There are 6 HW Power States: 11f1d2b4d3SLarry Finger * 0: POFF--Power Off 12f1d2b4d3SLarry Finger * 1: PDN--Power Down 13f1d2b4d3SLarry Finger * 2: CARDEMU--Card Emulation 14f1d2b4d3SLarry Finger * 3: ACT--Active Mode 15f1d2b4d3SLarry Finger * 4: LPS--Low Power State 16f1d2b4d3SLarry Finger * 5: SUS--Suspend 17f1d2b4d3SLarry Finger * 18f1d2b4d3SLarry Finger * The transision from different states are defined below 19f1d2b4d3SLarry Finger * TRANS_CARDEMU_TO_ACT 20f1d2b4d3SLarry Finger * TRANS_ACT_TO_CARDEMU 21f1d2b4d3SLarry Finger * TRANS_CARDEMU_TO_SUS 22f1d2b4d3SLarry Finger * TRANS_SUS_TO_CARDEMU 23f1d2b4d3SLarry Finger * TRANS_CARDEMU_TO_PDN 24f1d2b4d3SLarry Finger * TRANS_ACT_TO_LPS 25f1d2b4d3SLarry Finger * TRANS_LPS_TO_ACT 26f1d2b4d3SLarry Finger * 27f1d2b4d3SLarry Finger * TRANS_END 28f1d2b4d3SLarry Finger */ 29f1d2b4d3SLarry Finger 30f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_ACT_STEPS 10 31f1d2b4d3SLarry Finger #define RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS 10 32f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS 10 33f1d2b4d3SLarry Finger #define RTL8723A_TRANS_SUS_TO_CARDEMU_STEPS 10 34f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS 10 35f1d2b4d3SLarry Finger #define RTL8723A_TRANS_PDN_TO_CARDEMU_STEPS 10 36f1d2b4d3SLarry Finger #define RTL8723A_TRANS_ACT_TO_LPS_STEPS 15 37f1d2b4d3SLarry Finger #define RTL8723A_TRANS_LPS_TO_ACT_STEPS 15 38f1d2b4d3SLarry Finger #define RTL8723A_TRANS_END_STEPS 1 39f1d2b4d3SLarry Finger 40f1d2b4d3SLarry Finger /* format */ 41f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }*/ 42f1d2b4d3SLarry Finger 43f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_ACT \ 44f1d2b4d3SLarry Finger /* disable SW LPS 0x04[10]=0*/ \ 45f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 46f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(2), 0},\ 47f1d2b4d3SLarry Finger /* wait till 0x04[17] = 1 power ready*/ \ 48f1d2b4d3SLarry Finger {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 49f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(1), BIT(1)},\ 50f1d2b4d3SLarry Finger /* release WLON reset 0x04[16]=1*/ \ 51f1d2b4d3SLarry Finger {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 52f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\ 53f1d2b4d3SLarry Finger /* disable HWPDN 0x04[15]=0*/ \ 54f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 55f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},\ 56f1d2b4d3SLarry Finger /* disable WL suspend*/ \ 57f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 58f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4)|BIT(3)), 0},\ 59f1d2b4d3SLarry Finger /* polling until return 0*/ \ 60f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 61f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\ 62f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 63f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(0), 0}, 64f1d2b4d3SLarry Finger 65f1d2b4d3SLarry Finger /* format */ 66f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 67f1d2b4d3SLarry Finger 68f1d2b4d3SLarry Finger #define RTL8723A_TRANS_ACT_TO_CARDEMU \ 69f1d2b4d3SLarry Finger /*0x1F[7:0] = 0 turn off RF*/ \ 70f1d2b4d3SLarry Finger {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 71f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, \ 72f1d2b4d3SLarry Finger {0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 73f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},\ 74f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 75f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)}, \ 76f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 77f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(1), 0}, 78f1d2b4d3SLarry Finger 79f1d2b4d3SLarry Finger /* format */ 80f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value },*/ 81f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_SUS \ 82f1d2b4d3SLarry Finger /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ 83f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\ 84f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, \ 85f1d2b4d3SLarry Finger BIT(4)|BIT(3), (BIT(4)|BIT(3))},\ 86f1d2b4d3SLarry Finger /*0x04[12:11] = 2b'01 enable WL suspend*/ \ 87f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK| \ 88f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK,\ 89f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, \ 90f1d2b4d3SLarry Finger PWR_CMD_WRITE, \ 91f1d2b4d3SLarry Finger BIT(3)|BIT(4), BIT(3)}, \ 92f1d2b4d3SLarry Finger /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ 93f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 94f1d2b4d3SLarry Finger PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, \ 95f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(3)|BIT(4), \ 96f1d2b4d3SLarry Finger BIT(3)|BIT(4)}, \ 97f1d2b4d3SLarry Finger /*Set SDIO suspend local register*/ \ 98f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 99f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 100f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(0), BIT(0)}, \ 101f1d2b4d3SLarry Finger /*wait power state to suspend*/ \ 102f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 103f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 104f1d2b4d3SLarry Finger PWR_CMD_POLLING, BIT(1), 0}, 105f1d2b4d3SLarry Finger 106f1d2b4d3SLarry Finger /* format */ 107f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 108f1d2b4d3SLarry Finger 109f1d2b4d3SLarry Finger #define RTL8723A_TRANS_SUS_TO_CARDEMU \ 110f1d2b4d3SLarry Finger /*Set SDIO suspend local register*/ \ 111f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\ 112f1d2b4d3SLarry Finger PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0},\ 113f1d2b4d3SLarry Finger /*wait power state to suspend*/ \ 114f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\ 115f1d2b4d3SLarry Finger PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT(1), BIT(1)},\ 116692f5decSKevin Lo /*0x04[12:11] = 2b'00 disable WL suspend*/ \ 117f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 118f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3)|BIT(4), 0}, 119f1d2b4d3SLarry Finger 120f1d2b4d3SLarry Finger /* format */ 121f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 122f1d2b4d3SLarry Finger 123f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_CARDDIS \ 124f1d2b4d3SLarry Finger /*0x04[12:11] = 2b'01 enable WL suspend*/ \ 125f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 126f1d2b4d3SLarry Finger PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, \ 127f1d2b4d3SLarry Finger PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3)|BIT(4), BIT(3)}, \ 128f1d2b4d3SLarry Finger /*0x04[10] = 1, enable SW LPS*/ \ 129f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 130f1d2b4d3SLarry Finger PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC,\ 131f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(2), BIT(2)}, \ 132f1d2b4d3SLarry Finger /*Set SDIO suspend local register*/ \ 133f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 134f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 135f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(0), BIT(0)}, \ 136f1d2b4d3SLarry Finger /*wait power state to suspend*/ \ 137f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 138f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 139f1d2b4d3SLarry Finger PWR_CMD_POLLING, BIT(1), 0}, 140f1d2b4d3SLarry Finger 141f1d2b4d3SLarry Finger /* format */ 142f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 143f1d2b4d3SLarry Finger 144f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDDIS_TO_CARDEMU\ 145f1d2b4d3SLarry Finger /*Set SDIO suspend local register*/ \ 146f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 147f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 148f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(0), 0}, \ 149f1d2b4d3SLarry Finger /*wait power state to suspend*/ \ 150f1d2b4d3SLarry Finger {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 151f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 152f1d2b4d3SLarry Finger PWR_CMD_POLLING, BIT(1), BIT(1)},\ 153692f5decSKevin Lo /*0x04[12:11] = 2b'00 disable WL suspend*/ \ 154f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 155f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 156f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(3)|BIT(4), 0},\ 157f1d2b4d3SLarry Finger /*PCIe DMA start*/ \ 158f1d2b4d3SLarry Finger {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 159f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 160f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0}, 161f1d2b4d3SLarry Finger 162f1d2b4d3SLarry Finger /* format */ 163f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 164f1d2b4d3SLarry Finger #define RTL8723A_TRANS_CARDEMU_TO_PDN \ 165f1d2b4d3SLarry Finger {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 166f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 167f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(0), 0},/* 0x04[16] = 0*/\ 168f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 169f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 170f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(7), BIT(7)},/* 0x04[15] = 1*/ 171f1d2b4d3SLarry Finger 172f1d2b4d3SLarry Finger /* format */ 173f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 174f1d2b4d3SLarry Finger #define RTL8723A_TRANS_PDN_TO_CARDEMU \ 175f1d2b4d3SLarry Finger {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 176f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 177f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(7), 0},/* 0x04[15] = 0*/ 178f1d2b4d3SLarry Finger 179f1d2b4d3SLarry Finger /* format */ 180f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 181f1d2b4d3SLarry Finger 182f1d2b4d3SLarry Finger #define RTL8723A_TRANS_ACT_TO_LPS \ 183f1d2b4d3SLarry Finger {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 184f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 185f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ 186f1d2b4d3SLarry Finger {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 187f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 188f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0x7F},/*Tx Pause*/ \ 189f1d2b4d3SLarry Finger /*Should be zero if no packet is transmitting*/ \ 190f1d2b4d3SLarry Finger {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 191f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 192f1d2b4d3SLarry Finger PWR_CMD_POLLING, 0xFF, 0},\ 193f1d2b4d3SLarry Finger /*Should be zero if no packet is transmitting*/ \ 194f1d2b4d3SLarry Finger {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 195f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 196f1d2b4d3SLarry Finger PWR_CMD_POLLING, 0xFF, 0},\ 197f1d2b4d3SLarry Finger /*Should be zero if no packet is transmitting*/ \ 198f1d2b4d3SLarry Finger {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 199f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 200f1d2b4d3SLarry Finger PWR_CMD_POLLING, 0xFF, 0},\ 201f1d2b4d3SLarry Finger /*Should be zero if no packet is transmitting*/ \ 202f1d2b4d3SLarry Finger {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 203f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 204f1d2b4d3SLarry Finger PWR_CMD_POLLING, 0xFF, 0},\ 205f1d2b4d3SLarry Finger /*CCK and OFDM are disabled,and clock are gated*/ \ 206f1d2b4d3SLarry Finger {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 207f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 208f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(0), 0},\ 209f1d2b4d3SLarry Finger {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 210f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 211f1d2b4d3SLarry Finger PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/\ 212f1d2b4d3SLarry Finger {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 213f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 214f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(1), 0},/*Whole BB is reset*/ \ 215f1d2b4d3SLarry Finger {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 216f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 217f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0x3F},/*Reset MAC TRX*/ \ 218f1d2b4d3SLarry Finger {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 219f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 220f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(1), 0},/*check if removed later*/ \ 221f1d2b4d3SLarry Finger /*Respond TxOK to scheduler*/ \ 222f1d2b4d3SLarry Finger {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 223f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 224f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(5), BIT(5)},\ 225f1d2b4d3SLarry Finger 226f1d2b4d3SLarry Finger #define RTL8723A_TRANS_LPS_TO_ACT\ 227f1d2b4d3SLarry Finger /* format */ \ 228f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ \ 229f1d2b4d3SLarry Finger {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 230f1d2b4d3SLarry Finger PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO,\ 231f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ 232f1d2b4d3SLarry Finger {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 233f1d2b4d3SLarry Finger PWR_INTF_USB_MSK, PWR_BASEADDR_MAC,\ 234f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ 235f1d2b4d3SLarry Finger {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 236f1d2b4d3SLarry Finger PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC,\ 237f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ 238f1d2b4d3SLarry Finger {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 239f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 240f1d2b4d3SLarry Finger PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ 241f1d2b4d3SLarry Finger /*. 0x08[4] = 0 switch TSF to 40M*/\ 242f1d2b4d3SLarry Finger {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 243f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 244f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(4), 0}, \ 245f1d2b4d3SLarry Finger /*Polling 0x109[7]=0 TSF in 40M*/\ 246f1d2b4d3SLarry Finger {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 247f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 248f1d2b4d3SLarry Finger PWR_CMD_POLLING, BIT(7), 0}, \ 249f1d2b4d3SLarry Finger /*. 0x29[7:6] = 2b'00 enable BB clock*/\ 250f1d2b4d3SLarry Finger {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 251f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 252f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(6)|BIT(7), 0},\ 253f1d2b4d3SLarry Finger /*. 0x101[1] = 1*/\ 254f1d2b4d3SLarry Finger {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 255f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 256f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(1), BIT(1)},\ 257f1d2b4d3SLarry Finger /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ 258f1d2b4d3SLarry Finger {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 259f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 260f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0xFF},\ 261f1d2b4d3SLarry Finger /*. 0x02[1:0] = 2b'11 enable BB macro*/\ 262f1d2b4d3SLarry Finger {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 263f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 264f1d2b4d3SLarry Finger PWR_CMD_WRITE, BIT(1)|BIT(0), BIT(1)|BIT(0)},\ 265f1d2b4d3SLarry Finger {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, \ 266f1d2b4d3SLarry Finger PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC,\ 267f1d2b4d3SLarry Finger PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ 268f1d2b4d3SLarry Finger 269f1d2b4d3SLarry Finger /* format */ 270f1d2b4d3SLarry Finger /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, */ 271f1d2b4d3SLarry Finger 272f1d2b4d3SLarry Finger #define RTL8723A_TRANS_END \ 273f1d2b4d3SLarry Finger {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\ 274f1d2b4d3SLarry Finger 0, PWR_CMD_END, 0, 0} 275f1d2b4d3SLarry Finger 276f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_power_on_flow 277f1d2b4d3SLarry Finger [RTL8723A_TRANS_CARDEMU_TO_ACT_STEPS + 278f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 279f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_radio_off_flow 280f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 281f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 282f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_card_disable_flow 283f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 284f1d2b4d3SLarry Finger RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + 285f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 286f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_card_enable_flow 287f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 288f1d2b4d3SLarry Finger RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + 289f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 290f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_suspend_flow 291f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 292f1d2b4d3SLarry Finger RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS + 293f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 294f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_resume_flow 295f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 296f1d2b4d3SLarry Finger RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS + 297f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 298f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_hwpdn_flow 299f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + 300f1d2b4d3SLarry Finger RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + 301f1d2b4d3SLarry Finger RTL8723A_TRANS_END_STEPS]; 302f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_enter_lps_flow 303f1d2b4d3SLarry Finger [RTL8723A_TRANS_ACT_TO_LPS_STEPS + RTL8723A_TRANS_END_STEPS]; 304f1d2b4d3SLarry Finger extern struct wlan_pwr_cfg rtl8723A_leave_lps_flow 305f1d2b4d3SLarry Finger [RTL8723A_TRANS_LPS_TO_ACT_STEPS + RTL8723A_TRANS_END_STEPS]; 306f1d2b4d3SLarry Finger 307f1d2b4d3SLarry Finger /* RTL8723 Power Configuration CMDs for PCIe interface */ 30892a1aa25SLarry Finger #define RTL8723_NIC_PWR_ON_FLOW rtl8723A_power_on_flow 30992a1aa25SLarry Finger #define RTL8723_NIC_RF_OFF_FLOW rtl8723A_radio_off_flow 31092a1aa25SLarry Finger #define RTL8723_NIC_DISABLE_FLOW rtl8723A_card_disable_flow 31192a1aa25SLarry Finger #define RTL8723_NIC_ENABLE_FLOW rtl8723A_card_enable_flow 31292a1aa25SLarry Finger #define RTL8723_NIC_SUSPEND_FLOW rtl8723A_suspend_flow 31392a1aa25SLarry Finger #define RTL8723_NIC_RESUME_FLOW rtl8723A_resume_flow 31492a1aa25SLarry Finger #define RTL8723_NIC_PDN_FLOW rtl8723A_hwpdn_flow 31592a1aa25SLarry Finger #define RTL8723_NIC_LPS_ENTER_FLOW rtl8723A_enter_lps_flow 31692a1aa25SLarry Finger #define RTL8723_NIC_LPS_LEAVE_FLOW rtl8723A_leave_lps_flow 317f1d2b4d3SLarry Finger 318f1d2b4d3SLarry Finger #endif 319