1 /******************************************************************************
2  *
3  * This file is provided under a dual BSD/GPLv2 license.  When using or
4  * redistributing this file, you may do so under either license.
5  *
6  * GPL LICENSE SUMMARY
7  *
8  * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
9  * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
10  * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
11  * Copyright(c) 2018        Intel Corporation
12  *
13  * This program is free software; you can redistribute it and/or modify
14  * it under the terms of version 2 of the GNU General Public License as
15  * published by the Free Software Foundation.
16  *
17  * This program is distributed in the hope that it will be useful, but
18  * WITHOUT ANY WARRANTY; without even the implied warranty of
19  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
20  * General Public License for more details.
21  *
22  * The full GNU General Public License is included in this distribution
23  * in the file called COPYING.
24  *
25  * Contact Information:
26  *  Intel Linux Wireless <linuxwifi@intel.com>
27  * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
28  *
29  * BSD LICENSE
30  *
31  * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
32  * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
33  * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
34  * Copyright(c) 2018        Intel Corporation
35  * All rights reserved.
36  *
37  * Redistribution and use in source and binary forms, with or without
38  * modification, are permitted provided that the following conditions
39  * are met:
40  *
41  *  * Redistributions of source code must retain the above copyright
42  *    notice, this list of conditions and the following disclaimer.
43  *  * Redistributions in binary form must reproduce the above copyright
44  *    notice, this list of conditions and the following disclaimer in
45  *    the documentation and/or other materials provided with the
46  *    distribution.
47  *  * Neither the name Intel Corporation nor the names of its
48  *    contributors may be used to endorse or promote products derived
49  *    from this software without specific prior written permission.
50  *
51  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
52  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
53  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
54  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
55  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
56  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
57  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
58  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
59  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
60  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
61  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
62  *
63  *****************************************************************************/
64 #include <linux/firmware.h>
65 #include <linux/rtnetlink.h>
66 #include "iwl-trans.h"
67 #include "iwl-csr.h"
68 #include "mvm.h"
69 #include "iwl-eeprom-parse.h"
70 #include "iwl-eeprom-read.h"
71 #include "iwl-nvm-parse.h"
72 #include "iwl-prph.h"
73 #include "fw/acpi.h"
74 
75 /* Default NVM size to read */
76 #define IWL_NVM_DEFAULT_CHUNK_SIZE (2 * 1024)
77 
78 #define NVM_WRITE_OPCODE 1
79 #define NVM_READ_OPCODE 0
80 
81 /* load nvm chunk response */
82 enum {
83 	READ_NVM_CHUNK_SUCCEED = 0,
84 	READ_NVM_CHUNK_NOT_VALID_ADDRESS = 1
85 };
86 
87 /*
88  * prepare the NVM host command w/ the pointers to the nvm buffer
89  * and send it to fw
90  */
91 static int iwl_nvm_write_chunk(struct iwl_mvm *mvm, u16 section,
92 			       u16 offset, u16 length, const u8 *data)
93 {
94 	struct iwl_nvm_access_cmd nvm_access_cmd = {
95 		.offset = cpu_to_le16(offset),
96 		.length = cpu_to_le16(length),
97 		.type = cpu_to_le16(section),
98 		.op_code = NVM_WRITE_OPCODE,
99 	};
100 	struct iwl_host_cmd cmd = {
101 		.id = NVM_ACCESS_CMD,
102 		.len = { sizeof(struct iwl_nvm_access_cmd), length },
103 		.flags = CMD_WANT_SKB | CMD_SEND_IN_RFKILL,
104 		.data = { &nvm_access_cmd, data },
105 		/* data may come from vmalloc, so use _DUP */
106 		.dataflags = { 0, IWL_HCMD_DFL_DUP },
107 	};
108 	struct iwl_rx_packet *pkt;
109 	struct iwl_nvm_access_resp *nvm_resp;
110 	int ret;
111 
112 	ret = iwl_mvm_send_cmd(mvm, &cmd);
113 	if (ret)
114 		return ret;
115 
116 	pkt = cmd.resp_pkt;
117 	/* Extract & check NVM write response */
118 	nvm_resp = (void *)pkt->data;
119 	if (le16_to_cpu(nvm_resp->status) != READ_NVM_CHUNK_SUCCEED) {
120 		IWL_ERR(mvm,
121 			"NVM access write command failed for section %u (status = 0x%x)\n",
122 			section, le16_to_cpu(nvm_resp->status));
123 		ret = -EIO;
124 	}
125 
126 	iwl_free_resp(&cmd);
127 	return ret;
128 }
129 
130 static int iwl_nvm_read_chunk(struct iwl_mvm *mvm, u16 section,
131 			      u16 offset, u16 length, u8 *data)
132 {
133 	struct iwl_nvm_access_cmd nvm_access_cmd = {
134 		.offset = cpu_to_le16(offset),
135 		.length = cpu_to_le16(length),
136 		.type = cpu_to_le16(section),
137 		.op_code = NVM_READ_OPCODE,
138 	};
139 	struct iwl_nvm_access_resp *nvm_resp;
140 	struct iwl_rx_packet *pkt;
141 	struct iwl_host_cmd cmd = {
142 		.id = NVM_ACCESS_CMD,
143 		.flags = CMD_WANT_SKB | CMD_SEND_IN_RFKILL,
144 		.data = { &nvm_access_cmd, },
145 	};
146 	int ret, bytes_read, offset_read;
147 	u8 *resp_data;
148 
149 	cmd.len[0] = sizeof(struct iwl_nvm_access_cmd);
150 
151 	ret = iwl_mvm_send_cmd(mvm, &cmd);
152 	if (ret)
153 		return ret;
154 
155 	pkt = cmd.resp_pkt;
156 
157 	/* Extract NVM response */
158 	nvm_resp = (void *)pkt->data;
159 	ret = le16_to_cpu(nvm_resp->status);
160 	bytes_read = le16_to_cpu(nvm_resp->length);
161 	offset_read = le16_to_cpu(nvm_resp->offset);
162 	resp_data = nvm_resp->data;
163 	if (ret) {
164 		if ((offset != 0) &&
165 		    (ret == READ_NVM_CHUNK_NOT_VALID_ADDRESS)) {
166 			/*
167 			 * meaning of NOT_VALID_ADDRESS:
168 			 * driver try to read chunk from address that is
169 			 * multiple of 2K and got an error since addr is empty.
170 			 * meaning of (offset != 0): driver already
171 			 * read valid data from another chunk so this case
172 			 * is not an error.
173 			 */
174 			IWL_DEBUG_EEPROM(mvm->trans->dev,
175 					 "NVM access command failed on offset 0x%x since that section size is multiple 2K\n",
176 					 offset);
177 			ret = 0;
178 		} else {
179 			IWL_DEBUG_EEPROM(mvm->trans->dev,
180 					 "NVM access command failed with status %d (device: %s)\n",
181 					 ret, mvm->cfg->name);
182 			ret = -EIO;
183 		}
184 		goto exit;
185 	}
186 
187 	if (offset_read != offset) {
188 		IWL_ERR(mvm, "NVM ACCESS response with invalid offset %d\n",
189 			offset_read);
190 		ret = -EINVAL;
191 		goto exit;
192 	}
193 
194 	/* Write data to NVM */
195 	memcpy(data + offset, resp_data, bytes_read);
196 	ret = bytes_read;
197 
198 exit:
199 	iwl_free_resp(&cmd);
200 	return ret;
201 }
202 
203 static int iwl_nvm_write_section(struct iwl_mvm *mvm, u16 section,
204 				 const u8 *data, u16 length)
205 {
206 	int offset = 0;
207 
208 	/* copy data in chunks of 2k (and remainder if any) */
209 
210 	while (offset < length) {
211 		int chunk_size, ret;
212 
213 		chunk_size = min(IWL_NVM_DEFAULT_CHUNK_SIZE,
214 				 length - offset);
215 
216 		ret = iwl_nvm_write_chunk(mvm, section, offset,
217 					  chunk_size, data + offset);
218 		if (ret < 0)
219 			return ret;
220 
221 		offset += chunk_size;
222 	}
223 
224 	return 0;
225 }
226 
227 /*
228  * Reads an NVM section completely.
229  * NICs prior to 7000 family doesn't have a real NVM, but just read
230  * section 0 which is the EEPROM. Because the EEPROM reading is unlimited
231  * by uCode, we need to manually check in this case that we don't
232  * overflow and try to read more than the EEPROM size.
233  * For 7000 family NICs, we supply the maximal size we can read, and
234  * the uCode fills the response with as much data as we can,
235  * without overflowing, so no check is needed.
236  */
237 static int iwl_nvm_read_section(struct iwl_mvm *mvm, u16 section,
238 				u8 *data, u32 size_read)
239 {
240 	u16 length, offset = 0;
241 	int ret;
242 
243 	/* Set nvm section read length */
244 	length = IWL_NVM_DEFAULT_CHUNK_SIZE;
245 
246 	ret = length;
247 
248 	/* Read the NVM until exhausted (reading less than requested) */
249 	while (ret == length) {
250 		/* Check no memory assumptions fail and cause an overflow */
251 		if ((size_read + offset + length) >
252 		    mvm->cfg->base_params->eeprom_size) {
253 			IWL_ERR(mvm, "EEPROM size is too small for NVM\n");
254 			return -ENOBUFS;
255 		}
256 
257 		ret = iwl_nvm_read_chunk(mvm, section, offset, length, data);
258 		if (ret < 0) {
259 			IWL_DEBUG_EEPROM(mvm->trans->dev,
260 					 "Cannot read NVM from section %d offset %d, length %d\n",
261 					 section, offset, length);
262 			return ret;
263 		}
264 		offset += ret;
265 	}
266 
267 	iwl_nvm_fixups(mvm->trans->hw_id, section, data, offset);
268 
269 	IWL_DEBUG_EEPROM(mvm->trans->dev,
270 			 "NVM section %d read completed\n", section);
271 	return offset;
272 }
273 
274 static struct iwl_nvm_data *
275 iwl_parse_nvm_sections(struct iwl_mvm *mvm)
276 {
277 	struct iwl_nvm_section *sections = mvm->nvm_sections;
278 	const __be16 *hw;
279 	const __le16 *sw, *calib, *regulatory, *mac_override, *phy_sku;
280 	bool lar_enabled;
281 	int regulatory_type;
282 
283 	/* Checking for required sections */
284 	if (mvm->trans->cfg->nvm_type != IWL_NVM_EXT) {
285 		if (!mvm->nvm_sections[NVM_SECTION_TYPE_SW].data ||
286 		    !mvm->nvm_sections[mvm->cfg->nvm_hw_section_num].data) {
287 			IWL_ERR(mvm, "Can't parse empty OTP/NVM sections\n");
288 			return NULL;
289 		}
290 	} else {
291 		if (mvm->trans->cfg->nvm_type == IWL_NVM_SDP)
292 			regulatory_type = NVM_SECTION_TYPE_REGULATORY_SDP;
293 		else
294 			regulatory_type = NVM_SECTION_TYPE_REGULATORY;
295 
296 		/* SW and REGULATORY sections are mandatory */
297 		if (!mvm->nvm_sections[NVM_SECTION_TYPE_SW].data ||
298 		    !mvm->nvm_sections[regulatory_type].data) {
299 			IWL_ERR(mvm,
300 				"Can't parse empty family 8000 OTP/NVM sections\n");
301 			return NULL;
302 		}
303 		/* MAC_OVERRIDE or at least HW section must exist */
304 		if (!mvm->nvm_sections[mvm->cfg->nvm_hw_section_num].data &&
305 		    !mvm->nvm_sections[NVM_SECTION_TYPE_MAC_OVERRIDE].data) {
306 			IWL_ERR(mvm,
307 				"Can't parse mac_address, empty sections\n");
308 			return NULL;
309 		}
310 
311 		/* PHY_SKU section is mandatory in B0 */
312 		if (!mvm->nvm_sections[NVM_SECTION_TYPE_PHY_SKU].data) {
313 			IWL_ERR(mvm,
314 				"Can't parse phy_sku in B0, empty sections\n");
315 			return NULL;
316 		}
317 	}
318 
319 	hw = (const __be16 *)sections[mvm->cfg->nvm_hw_section_num].data;
320 	sw = (const __le16 *)sections[NVM_SECTION_TYPE_SW].data;
321 	calib = (const __le16 *)sections[NVM_SECTION_TYPE_CALIBRATION].data;
322 	mac_override =
323 		(const __le16 *)sections[NVM_SECTION_TYPE_MAC_OVERRIDE].data;
324 	phy_sku = (const __le16 *)sections[NVM_SECTION_TYPE_PHY_SKU].data;
325 
326 	regulatory = mvm->trans->cfg->nvm_type == IWL_NVM_SDP ?
327 		(const __le16 *)sections[NVM_SECTION_TYPE_REGULATORY_SDP].data :
328 		(const __le16 *)sections[NVM_SECTION_TYPE_REGULATORY].data;
329 
330 	lar_enabled = !iwlwifi_mod_params.lar_disable &&
331 		      fw_has_capa(&mvm->fw->ucode_capa,
332 				  IWL_UCODE_TLV_CAPA_LAR_SUPPORT);
333 
334 	return iwl_parse_nvm_data(mvm->trans, mvm->cfg, hw, sw, calib,
335 				  regulatory, mac_override, phy_sku,
336 				  mvm->fw->valid_tx_ant, mvm->fw->valid_rx_ant,
337 				  lar_enabled);
338 }
339 
340 /* Loads the NVM data stored in mvm->nvm_sections into the NIC */
341 int iwl_mvm_load_nvm_to_nic(struct iwl_mvm *mvm)
342 {
343 	int i, ret = 0;
344 	struct iwl_nvm_section *sections = mvm->nvm_sections;
345 
346 	IWL_DEBUG_EEPROM(mvm->trans->dev, "'Write to NVM\n");
347 
348 	for (i = 0; i < ARRAY_SIZE(mvm->nvm_sections); i++) {
349 		if (!mvm->nvm_sections[i].data || !mvm->nvm_sections[i].length)
350 			continue;
351 		ret = iwl_nvm_write_section(mvm, i, sections[i].data,
352 					    sections[i].length);
353 		if (ret < 0) {
354 			IWL_ERR(mvm, "iwl_mvm_send_cmd failed: %d\n", ret);
355 			break;
356 		}
357 	}
358 	return ret;
359 }
360 
361 int iwl_nvm_init(struct iwl_mvm *mvm)
362 {
363 	int ret, section;
364 	u32 size_read = 0;
365 	u8 *nvm_buffer, *temp;
366 	const char *nvm_file_C = mvm->cfg->default_nvm_file_C_step;
367 
368 	if (WARN_ON_ONCE(mvm->cfg->nvm_hw_section_num >= NVM_MAX_NUM_SECTIONS))
369 		return -EINVAL;
370 
371 	/* load NVM values from nic */
372 	/* Read From FW NVM */
373 	IWL_DEBUG_EEPROM(mvm->trans->dev, "Read from NVM\n");
374 
375 	nvm_buffer = kmalloc(mvm->cfg->base_params->eeprom_size,
376 			     GFP_KERNEL);
377 	if (!nvm_buffer)
378 		return -ENOMEM;
379 	for (section = 0; section < NVM_MAX_NUM_SECTIONS; section++) {
380 		/* we override the constness for initial read */
381 		ret = iwl_nvm_read_section(mvm, section, nvm_buffer,
382 					   size_read);
383 		if (ret < 0)
384 			continue;
385 		size_read += ret;
386 		temp = kmemdup(nvm_buffer, ret, GFP_KERNEL);
387 		if (!temp) {
388 			ret = -ENOMEM;
389 			break;
390 		}
391 
392 		iwl_nvm_fixups(mvm->trans->hw_id, section, temp, ret);
393 
394 		mvm->nvm_sections[section].data = temp;
395 		mvm->nvm_sections[section].length = ret;
396 
397 #ifdef CONFIG_IWLWIFI_DEBUGFS
398 		switch (section) {
399 		case NVM_SECTION_TYPE_SW:
400 			mvm->nvm_sw_blob.data = temp;
401 			mvm->nvm_sw_blob.size  = ret;
402 			break;
403 		case NVM_SECTION_TYPE_CALIBRATION:
404 			mvm->nvm_calib_blob.data = temp;
405 			mvm->nvm_calib_blob.size  = ret;
406 			break;
407 		case NVM_SECTION_TYPE_PRODUCTION:
408 			mvm->nvm_prod_blob.data = temp;
409 			mvm->nvm_prod_blob.size  = ret;
410 			break;
411 		case NVM_SECTION_TYPE_PHY_SKU:
412 			mvm->nvm_phy_sku_blob.data = temp;
413 			mvm->nvm_phy_sku_blob.size  = ret;
414 			break;
415 		default:
416 			if (section == mvm->cfg->nvm_hw_section_num) {
417 				mvm->nvm_hw_blob.data = temp;
418 				mvm->nvm_hw_blob.size = ret;
419 				break;
420 			}
421 		}
422 #endif
423 	}
424 	if (!size_read)
425 		IWL_ERR(mvm, "OTP is blank\n");
426 	kfree(nvm_buffer);
427 
428 	/* Only if PNVM selected in the mod param - load external NVM  */
429 	if (mvm->nvm_file_name) {
430 		/* read External NVM file from the mod param */
431 		ret = iwl_read_external_nvm(mvm->trans, mvm->nvm_file_name,
432 					    mvm->nvm_sections);
433 		if (ret) {
434 			mvm->nvm_file_name = nvm_file_C;
435 
436 			if ((ret == -EFAULT || ret == -ENOENT) &&
437 			    mvm->nvm_file_name) {
438 				/* in case nvm file was failed try again */
439 				ret = iwl_read_external_nvm(mvm->trans,
440 							    mvm->nvm_file_name,
441 							    mvm->nvm_sections);
442 				if (ret)
443 					return ret;
444 			} else {
445 				return ret;
446 			}
447 		}
448 	}
449 
450 	/* parse the relevant nvm sections */
451 	mvm->nvm_data = iwl_parse_nvm_sections(mvm);
452 	if (!mvm->nvm_data)
453 		return -ENODATA;
454 	IWL_DEBUG_EEPROM(mvm->trans->dev, "nvm version = %x\n",
455 			 mvm->nvm_data->nvm_version);
456 
457 	return 0;
458 }
459 
460 struct iwl_mcc_update_resp *
461 iwl_mvm_update_mcc(struct iwl_mvm *mvm, const char *alpha2,
462 		   enum iwl_mcc_source src_id)
463 {
464 	struct iwl_mcc_update_cmd mcc_update_cmd = {
465 		.mcc = cpu_to_le16(alpha2[0] << 8 | alpha2[1]),
466 		.source_id = (u8)src_id,
467 	};
468 	struct iwl_mcc_update_resp *resp_cp;
469 	struct iwl_rx_packet *pkt;
470 	struct iwl_host_cmd cmd = {
471 		.id = MCC_UPDATE_CMD,
472 		.flags = CMD_WANT_SKB,
473 		.data = { &mcc_update_cmd },
474 	};
475 
476 	int ret;
477 	u32 status;
478 	int resp_len, n_channels;
479 	u16 mcc;
480 
481 	if (WARN_ON_ONCE(!iwl_mvm_is_lar_supported(mvm)))
482 		return ERR_PTR(-EOPNOTSUPP);
483 
484 	cmd.len[0] = sizeof(struct iwl_mcc_update_cmd);
485 
486 	IWL_DEBUG_LAR(mvm, "send MCC update to FW with '%c%c' src = %d\n",
487 		      alpha2[0], alpha2[1], src_id);
488 
489 	ret = iwl_mvm_send_cmd(mvm, &cmd);
490 	if (ret)
491 		return ERR_PTR(ret);
492 
493 	pkt = cmd.resp_pkt;
494 
495 	/* Extract MCC response */
496 	if (fw_has_capa(&mvm->fw->ucode_capa,
497 			IWL_UCODE_TLV_CAPA_MCC_UPDATE_11AX_SUPPORT)) {
498 		struct iwl_mcc_update_resp *mcc_resp = (void *)pkt->data;
499 
500 		n_channels =  __le32_to_cpu(mcc_resp->n_channels);
501 		resp_len = sizeof(struct iwl_mcc_update_resp) +
502 			   n_channels * sizeof(__le32);
503 		resp_cp = kmemdup(mcc_resp, resp_len, GFP_KERNEL);
504 		if (!resp_cp) {
505 			resp_cp = ERR_PTR(-ENOMEM);
506 			goto exit;
507 		}
508 	} else {
509 		struct iwl_mcc_update_resp_v3 *mcc_resp_v3 = (void *)pkt->data;
510 
511 		n_channels =  __le32_to_cpu(mcc_resp_v3->n_channels);
512 		resp_len = sizeof(struct iwl_mcc_update_resp) +
513 			   n_channels * sizeof(__le32);
514 		resp_cp = kzalloc(resp_len, GFP_KERNEL);
515 		if (!resp_cp) {
516 			resp_cp = ERR_PTR(-ENOMEM);
517 			goto exit;
518 		}
519 
520 		resp_cp->status = mcc_resp_v3->status;
521 		resp_cp->mcc = mcc_resp_v3->mcc;
522 		resp_cp->cap = cpu_to_le16(mcc_resp_v3->cap);
523 		resp_cp->source_id = mcc_resp_v3->source_id;
524 		resp_cp->time = mcc_resp_v3->time;
525 		resp_cp->geo_info = mcc_resp_v3->geo_info;
526 		resp_cp->n_channels = mcc_resp_v3->n_channels;
527 		memcpy(resp_cp->channels, mcc_resp_v3->channels,
528 		       n_channels * sizeof(__le32));
529 	}
530 
531 	status = le32_to_cpu(resp_cp->status);
532 
533 	mcc = le16_to_cpu(resp_cp->mcc);
534 
535 	/* W/A for a FW/NVM issue - returns 0x00 for the world domain */
536 	if (mcc == 0) {
537 		mcc = 0x3030;  /* "00" - world */
538 		resp_cp->mcc = cpu_to_le16(mcc);
539 	}
540 
541 	IWL_DEBUG_LAR(mvm,
542 		      "MCC response status: 0x%x. new MCC: 0x%x ('%c%c') n_chans: %d\n",
543 		      status, mcc, mcc >> 8, mcc & 0xff, n_channels);
544 
545 exit:
546 	iwl_free_resp(&cmd);
547 	return resp_cp;
548 }
549 
550 int iwl_mvm_init_mcc(struct iwl_mvm *mvm)
551 {
552 	bool tlv_lar;
553 	bool nvm_lar;
554 	int retval;
555 	struct ieee80211_regdomain *regd;
556 	char mcc[3];
557 
558 	if (mvm->cfg->nvm_type == IWL_NVM_EXT) {
559 		tlv_lar = fw_has_capa(&mvm->fw->ucode_capa,
560 				      IWL_UCODE_TLV_CAPA_LAR_SUPPORT);
561 		nvm_lar = mvm->nvm_data->lar_enabled;
562 		if (tlv_lar != nvm_lar)
563 			IWL_INFO(mvm,
564 				 "Conflict between TLV & NVM regarding enabling LAR (TLV = %s NVM =%s)\n",
565 				 tlv_lar ? "enabled" : "disabled",
566 				 nvm_lar ? "enabled" : "disabled");
567 	}
568 
569 	if (!iwl_mvm_is_lar_supported(mvm))
570 		return 0;
571 
572 	/*
573 	 * try to replay the last set MCC to FW. If it doesn't exist,
574 	 * queue an update to cfg80211 to retrieve the default alpha2 from FW.
575 	 */
576 	retval = iwl_mvm_init_fw_regd(mvm);
577 	if (retval != -ENOENT)
578 		return retval;
579 
580 	/*
581 	 * Driver regulatory hint for initial update, this also informs the
582 	 * firmware we support wifi location updates.
583 	 * Disallow scans that might crash the FW while the LAR regdomain
584 	 * is not set.
585 	 */
586 	mvm->lar_regdom_set = false;
587 
588 	regd = iwl_mvm_get_current_regdomain(mvm, NULL);
589 	if (IS_ERR_OR_NULL(regd))
590 		return -EIO;
591 
592 	if (iwl_mvm_is_wifi_mcc_supported(mvm) &&
593 	    !iwl_acpi_get_mcc(mvm->dev, mcc)) {
594 		kfree(regd);
595 		regd = iwl_mvm_get_regdomain(mvm->hw->wiphy, mcc,
596 					     MCC_SOURCE_BIOS, NULL);
597 		if (IS_ERR_OR_NULL(regd))
598 			return -EIO;
599 	}
600 
601 	retval = regulatory_set_wiphy_regd_sync_rtnl(mvm->hw->wiphy, regd);
602 	kfree(regd);
603 	return retval;
604 }
605 
606 void iwl_mvm_rx_chub_update_mcc(struct iwl_mvm *mvm,
607 				struct iwl_rx_cmd_buffer *rxb)
608 {
609 	struct iwl_rx_packet *pkt = rxb_addr(rxb);
610 	struct iwl_mcc_chub_notif *notif = (void *)pkt->data;
611 	enum iwl_mcc_source src;
612 	char mcc[3];
613 	struct ieee80211_regdomain *regd;
614 
615 	lockdep_assert_held(&mvm->mutex);
616 
617 	if (iwl_mvm_is_vif_assoc(mvm) && notif->source_id == MCC_SOURCE_WIFI) {
618 		IWL_DEBUG_LAR(mvm, "Ignore mcc update while associated\n");
619 		return;
620 	}
621 
622 	if (WARN_ON_ONCE(!iwl_mvm_is_lar_supported(mvm)))
623 		return;
624 
625 	mcc[0] = le16_to_cpu(notif->mcc) >> 8;
626 	mcc[1] = le16_to_cpu(notif->mcc) & 0xff;
627 	mcc[2] = '\0';
628 	src = notif->source_id;
629 
630 	IWL_DEBUG_LAR(mvm,
631 		      "RX: received chub update mcc cmd (mcc '%s' src %d)\n",
632 		      mcc, src);
633 	regd = iwl_mvm_get_regdomain(mvm->hw->wiphy, mcc, src, NULL);
634 	if (IS_ERR_OR_NULL(regd))
635 		return;
636 
637 	regulatory_set_wiphy_regd(mvm->hw->wiphy, regd);
638 	kfree(regd);
639 }
640