1 /******************************************************************************
2  *
3  * This file is provided under a dual BSD/GPLv2 license.  When using or
4  * redistributing this file, you may do so under either license.
5  *
6  * GPL LICENSE SUMMARY
7  *
8  * Copyright(c) 2015-2017 Intel Deutschland GmbH
9  * Copyright (C) 2018-2019 Intel Corporation
10  *
11  * This program is free software; you can redistribute it and/or modify
12  * it under the terms of version 2 of the GNU General Public License as
13  * published by the Free Software Foundation.
14  *
15  * This program is distributed in the hope that it will be useful, but
16  * WITHOUT ANY WARRANTY; without even the implied warranty of
17  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
18  * General Public License for more details.
19  *
20  * BSD LICENSE
21  *
22  * Copyright(c) 2015-2017 Intel Deutschland GmbH
23  * Copyright (C) 2018-2019 Intel Corporation
24  * All rights reserved.
25  *
26  * Redistribution and use in source and binary forms, with or without
27  * modification, are permitted provided that the following conditions
28  * are met:
29  *
30  *  * Redistributions of source code must retain the above copyright
31  *    notice, this list of conditions and the following disclaimer.
32  *  * Redistributions in binary form must reproduce the above copyright
33  *    notice, this list of conditions and the following disclaimer in
34  *    the documentation and/or other materials provided with the
35  *    distribution.
36  *  * Neither the name Intel Corporation nor the names of its
37  *    contributors may be used to endorse or promote products derived
38  *    from this software without specific prior written permission.
39  *
40  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
41  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
42  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
43  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
44  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
45  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
46  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
47  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
48  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
49  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
50  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
51  *
52  *****************************************************************************/
53 
54 #include <linux/module.h>
55 #include <linux/stringify.h>
56 #include "iwl-config.h"
57 #include "iwl-prph.h"
58 
59 /* Highest firmware API version supported */
60 #define IWL_22000_UCODE_API_MAX	53
61 
62 /* Lowest firmware API version supported */
63 #define IWL_22000_UCODE_API_MIN	39
64 
65 /* NVM versions */
66 #define IWL_22000_NVM_VERSION		0x0a1d
67 
68 /* Memory offsets and lengths */
69 #define IWL_22000_DCCM_OFFSET		0x800000 /* LMAC1 */
70 #define IWL_22000_DCCM_LEN		0x10000 /* LMAC1 */
71 #define IWL_22000_DCCM2_OFFSET		0x880000
72 #define IWL_22000_DCCM2_LEN		0x8000
73 #define IWL_22000_SMEM_OFFSET		0x400000
74 #define IWL_22000_SMEM_LEN		0xD0000
75 
76 #define IWL_22000_JF_FW_PRE		"iwlwifi-Qu-a0-jf-b0-"
77 #define IWL_22000_HR_FW_PRE		"iwlwifi-Qu-a0-hr-a0-"
78 #define IWL_22000_HR_CDB_FW_PRE		"iwlwifi-QuIcp-z0-hrcdb-a0-"
79 #define IWL_22000_QU_B_HR_B_FW_PRE	"iwlwifi-Qu-b0-hr-b0-"
80 #define IWL_22000_HR_B_FW_PRE		"iwlwifi-QuQnj-b0-hr-b0-"
81 #define IWL_QU_C_HR_B_FW_PRE		"iwlwifi-Qu-c0-hr-b0-"
82 #define IWL_QU_B_JF_B_FW_PRE		"iwlwifi-Qu-b0-jf-b0-"
83 #define IWL_QU_C_JF_B_FW_PRE		"iwlwifi-Qu-c0-jf-b0-"
84 #define IWL_QUZ_A_HR_B_FW_PRE		"iwlwifi-QuZ-a0-hr-b0-"
85 #define IWL_QUZ_A_JF_B_FW_PRE		"iwlwifi-QuZ-a0-jf-b0-"
86 #define IWL_QNJ_B_JF_B_FW_PRE		"iwlwifi-QuQnj-b0-jf-b0-"
87 #define IWL_CC_A_FW_PRE			"iwlwifi-cc-a0-"
88 #define IWL_22000_SO_A_JF_B_FW_PRE	"iwlwifi-so-a0-jf-b0-"
89 #define IWL_22000_SO_A_HR_B_FW_PRE      "iwlwifi-so-a0-hr-b0-"
90 #define IWL_22000_SO_A_GF_A_FW_PRE      "iwlwifi-so-a0-gf-a0-"
91 #define IWL_22000_TY_A_GF_A_FW_PRE      "iwlwifi-ty-a0-gf-a0-"
92 #define IWL_22000_SO_A_GF4_A_FW_PRE     "iwlwifi-so-a0-gf4-a0-"
93 #define IWL_22000_SOSNJ_A_GF4_A_FW_PRE  "iwlwifi-SoSnj-a0-gf4-a0-"
94 
95 #define IWL_22000_HR_MODULE_FIRMWARE(api) \
96 	IWL_22000_HR_FW_PRE __stringify(api) ".ucode"
97 #define IWL_22000_JF_MODULE_FIRMWARE(api) \
98 	IWL_22000_JF_FW_PRE __stringify(api) ".ucode"
99 #define IWL_22000_QU_B_HR_B_MODULE_FIRMWARE(api) \
100 	IWL_22000_QU_B_HR_B_FW_PRE __stringify(api) ".ucode"
101 #define IWL_22000_HR_B_QNJ_MODULE_FIRMWARE(api)	\
102 	IWL_22000_HR_B_FW_PRE __stringify(api) ".ucode"
103 #define IWL_QUZ_A_HR_B_MODULE_FIRMWARE(api) \
104 	IWL_QUZ_A_HR_B_FW_PRE __stringify(api) ".ucode"
105 #define IWL_QUZ_A_JF_B_MODULE_FIRMWARE(api) \
106 	IWL_QUZ_A_JF_B_FW_PRE __stringify(api) ".ucode"
107 #define IWL_QU_C_HR_B_MODULE_FIRMWARE(api) \
108 	IWL_QU_C_HR_B_FW_PRE __stringify(api) ".ucode"
109 #define IWL_QU_B_JF_B_MODULE_FIRMWARE(api) \
110 	IWL_QU_B_JF_B_FW_PRE __stringify(api) ".ucode"
111 #define IWL_QNJ_B_JF_B_MODULE_FIRMWARE(api)		\
112 	IWL_QNJ_B_JF_B_FW_PRE __stringify(api) ".ucode"
113 #define IWL_CC_A_MODULE_FIRMWARE(api)			\
114 	IWL_CC_A_FW_PRE __stringify(api) ".ucode"
115 #define IWL_22000_SO_A_JF_B_MODULE_FIRMWARE(api) \
116 	IWL_22000_SO_A_JF_B_FW_PRE __stringify(api) ".ucode"
117 #define IWL_22000_SO_A_HR_B_MODULE_FIRMWARE(api) \
118 	IWL_22000_SO_A_HR_B_FW_PRE __stringify(api) ".ucode"
119 #define IWL_22000_SO_A_GF_A_MODULE_FIRMWARE(api) \
120 	IWL_22000_SO_A_GF_A_FW_PRE __stringify(api) ".ucode"
121 #define IWL_22000_TY_A_GF_A_MODULE_FIRMWARE(api) \
122 	IWL_22000_TY_A_GF_A_FW_PRE __stringify(api) ".ucode"
123 
124 static const struct iwl_base_params iwl_22000_base_params = {
125 	.eeprom_size = OTP_LOW_IMAGE_SIZE_32K,
126 	.num_of_queues = 512,
127 	.max_tfd_queue_size = 256,
128 	.shadow_ram_support = true,
129 	.led_compensation = 57,
130 	.wd_timeout = IWL_LONG_WD_TIMEOUT,
131 	.max_event_log_size = 512,
132 	.shadow_reg_enable = true,
133 	.pcie_l1_allowed = true,
134 };
135 
136 static const struct iwl_base_params iwl_ax210_base_params = {
137 	.eeprom_size = OTP_LOW_IMAGE_SIZE_32K,
138 	.num_of_queues = 512,
139 	.max_tfd_queue_size = 65536,
140 	.shadow_ram_support = true,
141 	.led_compensation = 57,
142 	.wd_timeout = IWL_LONG_WD_TIMEOUT,
143 	.max_event_log_size = 512,
144 	.shadow_reg_enable = true,
145 	.pcie_l1_allowed = true,
146 };
147 
148 static const struct iwl_ht_params iwl_22000_ht_params = {
149 	.stbc = true,
150 	.ldpc = true,
151 	.ht40_bands = BIT(NL80211_BAND_2GHZ) | BIT(NL80211_BAND_5GHZ),
152 };
153 
154 #define IWL_DEVICE_22000_COMMON						\
155 	.ucode_api_max = IWL_22000_UCODE_API_MAX,			\
156 	.ucode_api_min = IWL_22000_UCODE_API_MIN,			\
157 	.led_mode = IWL_LED_RF_STATE,					\
158 	.nvm_hw_section_num = 10,					\
159 	.non_shared_ant = ANT_B,					\
160 	.dccm_offset = IWL_22000_DCCM_OFFSET,				\
161 	.dccm_len = IWL_22000_DCCM_LEN,					\
162 	.dccm2_offset = IWL_22000_DCCM2_OFFSET,				\
163 	.dccm2_len = IWL_22000_DCCM2_LEN,				\
164 	.smem_offset = IWL_22000_SMEM_OFFSET,				\
165 	.smem_len = IWL_22000_SMEM_LEN,					\
166 	.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,		\
167 	.apmg_not_supported = true,					\
168 	.trans.mq_rx_supported = true,					\
169 	.vht_mu_mimo_supported = true,					\
170 	.mac_addr_from_csr = true,					\
171 	.ht_params = &iwl_22000_ht_params,				\
172 	.nvm_ver = IWL_22000_NVM_VERSION,				\
173 	.max_ht_ampdu_exponent = IEEE80211_HT_MAX_AMPDU_64K,		\
174 	.trans.use_tfh = true,						\
175 	.trans.rf_id = true,						\
176 	.trans.gen2 = true,						\
177 	.nvm_type = IWL_NVM_EXT,					\
178 	.dbgc_supported = true,						\
179 	.min_umac_error_event_table = 0x400000,				\
180 	.d3_debug_data_base_addr = 0x401000,				\
181 	.d3_debug_data_length = 60 * 1024,				\
182 	.mon_smem_regs = {						\
183 		.write_ptr = {						\
184 			.addr = LDBG_M2S_BUF_WPTR,			\
185 			.mask = LDBG_M2S_BUF_WPTR_VAL_MSK,		\
186 	},								\
187 		.cycle_cnt = {						\
188 			.addr = LDBG_M2S_BUF_WRAP_CNT,			\
189 			.mask = LDBG_M2S_BUF_WRAP_CNT_VAL_MSK,		\
190 		},							\
191 	}
192 
193 #define IWL_DEVICE_22500						\
194 	IWL_DEVICE_22000_COMMON,					\
195 	.trans.device_family = IWL_DEVICE_FAMILY_22000,			\
196 	.trans.base_params = &iwl_22000_base_params,			\
197 	.gp2_reg_addr = 0xa02c68,					\
198 	.mon_dram_regs = {						\
199 		.write_ptr = {						\
200 			.addr = MON_BUFF_WRPTR_VER2,			\
201 			.mask = 0xffffffff,				\
202 		},							\
203 		.cycle_cnt = {						\
204 			.addr = MON_BUFF_CYCLE_CNT_VER2,		\
205 			.mask = 0xffffffff,				\
206 		},							\
207 	}
208 
209 #define IWL_DEVICE_AX210						\
210 	IWL_DEVICE_22000_COMMON,					\
211 	.trans.umac_prph_offset = 0x300000,				\
212 	.trans.device_family = IWL_DEVICE_FAMILY_AX210,			\
213 	.trans.base_params = &iwl_ax210_base_params,			\
214 	.min_txq_size = 128,						\
215 	.gp2_reg_addr = 0xd02c68,					\
216 	.min_256_ba_txq_size = 512,					\
217 	.mon_dram_regs = {						\
218 		.write_ptr = {						\
219 			.addr = DBGC_CUR_DBGBUF_STATUS,			\
220 			.mask = DBGC_CUR_DBGBUF_STATUS_OFFSET_MSK,	\
221 		},							\
222 		.cycle_cnt = {						\
223 			.addr = DBGC_DBGBUF_WRAP_AROUND,		\
224 			.mask = 0xffffffff,				\
225 		},							\
226 		.cur_frag = {						\
227 			.addr = DBGC_CUR_DBGBUF_STATUS,			\
228 			.mask = DBGC_CUR_DBGBUF_STATUS_IDX_MSK,		\
229 		},							\
230 	}
231 
232 const struct iwl_cfg_trans_params iwl_qu_trans_cfg = {
233 	.mq_rx_supported = true,
234 	.use_tfh = true,
235 	.rf_id = true,
236 	.gen2 = true,
237 	.device_family = IWL_DEVICE_FAMILY_22000,
238 	.base_params = &iwl_22000_base_params,
239 	.integrated = true,
240 	.xtal_latency = 5000,
241 };
242 
243 const struct iwl_cfg_trans_params iwl_qu_long_latency_trans_cfg = {
244 	.mq_rx_supported = true,
245 	.use_tfh = true,
246 	.rf_id = true,
247 	.gen2 = true,
248 	.device_family = IWL_DEVICE_FAMILY_22000,
249 	.base_params = &iwl_22000_base_params,
250 	.integrated = true,
251 	.xtal_latency = 12000,
252 	.low_latency_xtal = true,
253 };
254 
255 const struct iwl_cfg_trans_params iwl_qnj_trans_cfg = {
256 	.mq_rx_supported = true,
257 	.use_tfh = true,
258 	.rf_id = true,
259 	.gen2 = true,
260 	.device_family = IWL_DEVICE_FAMILY_22000,
261 	.base_params = &iwl_22000_base_params,
262 };
263 
264 /*
265  * If the device doesn't support HE, no need to have that many buffers.
266  * 22000 devices can split multiple frames into a single RB, so fewer are
267  * needed; AX210 cannot (but use smaller RBs by default) - these sizes
268  * were picked according to 8 MSDUs inside 256 A-MSDUs in an A-MPDU, with
269  * additional overhead to account for processing time.
270  */
271 #define IWL_NUM_RBDS_NON_HE		512
272 #define IWL_NUM_RBDS_22000_HE		2048
273 #define IWL_NUM_RBDS_AX210_HE		4096
274 
275 /*
276  * All JF radio modules are part of the 9000 series, but the MAC part
277  * looks more like 22000.  That's why this device is here, but called
278  * 9560 nevertheless.
279  */
280 const struct iwl_cfg iwl9560_qu_b0_jf_b0_cfg = {
281 	.fw_name_pre = IWL_QU_B_JF_B_FW_PRE,
282 	IWL_DEVICE_22500,
283 	.num_rbds = IWL_NUM_RBDS_NON_HE,
284 };
285 
286 const struct iwl_cfg iwl9560_qu_c0_jf_b0_cfg = {
287 	.fw_name_pre = IWL_QU_C_JF_B_FW_PRE,
288 	IWL_DEVICE_22500,
289 	.num_rbds = IWL_NUM_RBDS_NON_HE,
290 };
291 
292 const struct iwl_cfg iwl9560_quz_a0_jf_b0_cfg = {
293 	.fw_name_pre = IWL_QUZ_A_JF_B_FW_PRE,
294 	IWL_DEVICE_22500,
295 	/*
296 	 * This device doesn't support receiving BlockAck with a large bitmap
297 	 * so we need to restrict the size of transmitted aggregation to the
298 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
299 	 */
300 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
301 	.num_rbds = IWL_NUM_RBDS_NON_HE,
302 };
303 
304 const struct iwl_cfg iwl9560_qnj_b0_jf_b0_cfg = {
305 	.fw_name_pre = IWL_QNJ_B_JF_B_FW_PRE,
306 	IWL_DEVICE_22500,
307 	/*
308 	 * This device doesn't support receiving BlockAck with a large bitmap
309 	 * so we need to restrict the size of transmitted aggregation to the
310 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
311 	 */
312 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
313 	.num_rbds = IWL_NUM_RBDS_NON_HE,
314 };
315 
316 const struct iwl_cfg_trans_params iwl_ax200_trans_cfg = {
317 	.device_family = IWL_DEVICE_FAMILY_22000,
318 	.base_params = &iwl_22000_base_params,
319 	.mq_rx_supported = true,
320 	.use_tfh = true,
321 	.rf_id = true,
322 	.gen2 = true,
323 	.bisr_workaround = 1,
324 };
325 
326 const char iwl_ax200_name[] = "Intel(R) Wi-Fi 6 AX200 160MHz";
327 
328 const char iwl_ax200_killer_1650w_name[] =
329 	"Killer(R) Wi-Fi 6 AX1650w 160MHz Wireless Network Adapter (200D2W)";
330 const char iwl_ax200_killer_1650x_name[] =
331 	"Killer(R) Wi-Fi 6 AX1650x 160MHz Wireless Network Adapter (200NGW)";
332 
333 const struct iwl_cfg iwl_ax101_cfg_qu_hr = {
334 	.name = "Intel(R) Wi-Fi 6 AX101",
335 	.fw_name_pre = IWL_22000_QU_B_HR_B_FW_PRE,
336 	IWL_DEVICE_22500,
337 	/*
338 	 * This device doesn't support receiving BlockAck with a large bitmap
339 	 * so we need to restrict the size of transmitted aggregation to the
340 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
341 	 */
342 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
343 	.tx_with_siso_diversity = true,
344 	.num_rbds = IWL_NUM_RBDS_22000_HE,
345 };
346 
347 const struct iwl_cfg iwl_ax201_cfg_qu_hr = {
348 	.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
349 	.fw_name_pre = IWL_22000_QU_B_HR_B_FW_PRE,
350 	IWL_DEVICE_22500,
351 	/*
352 	 * This device doesn't support receiving BlockAck with a large bitmap
353 	 * so we need to restrict the size of transmitted aggregation to the
354 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
355 	 */
356 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
357 	.num_rbds = IWL_NUM_RBDS_22000_HE,
358 };
359 
360 const struct iwl_cfg iwl_ax101_cfg_qu_c0_hr_b0 = {
361 	.name = "Intel(R) Wi-Fi 6 AX101",
362 	.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
363 	IWL_DEVICE_22500,
364 	/*
365 	 * This device doesn't support receiving BlockAck with a large bitmap
366 	 * so we need to restrict the size of transmitted aggregation to the
367 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
368 	 */
369 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
370 	.tx_with_siso_diversity = true,
371 	.num_rbds = IWL_NUM_RBDS_22000_HE,
372 };
373 
374 const struct iwl_cfg iwl_ax201_cfg_qu_c0_hr_b0 = {
375 	.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
376 	.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
377 	IWL_DEVICE_22500,
378 	/*
379 	 * This device doesn't support receiving BlockAck with a large bitmap
380 	 * so we need to restrict the size of transmitted aggregation to the
381 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
382 	 */
383 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
384 	.num_rbds = IWL_NUM_RBDS_22000_HE,
385 };
386 
387 const struct iwl_cfg iwl_ax101_cfg_quz_hr = {
388 	.name = "Intel(R) Wi-Fi 6 AX101",
389 	.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
390 	IWL_DEVICE_22500,
391 	/*
392 	 * This device doesn't support receiving BlockAck with a large bitmap
393 	 * so we need to restrict the size of transmitted aggregation to the
394 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
395 	 */
396 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
397 	.tx_with_siso_diversity = true,
398 	.num_rbds = IWL_NUM_RBDS_22000_HE,
399 };
400 
401 const struct iwl_cfg iwl_ax201_cfg_quz_hr = {
402 	.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
403 	.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
404 	IWL_DEVICE_22500,
405 	/*
406          * This device doesn't support receiving BlockAck with a large bitmap
407          * so we need to restrict the size of transmitted aggregation to the
408          * HT size; mac80211 would otherwise pick the HE max (256) by default.
409          */
410 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
411 	.num_rbds = IWL_NUM_RBDS_22000_HE,
412 };
413 
414 const struct iwl_cfg iwl_ax1650s_cfg_quz_hr = {
415 	.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201D2W)",
416 	.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
417 	IWL_DEVICE_22500,
418 	/*
419          * This device doesn't support receiving BlockAck with a large bitmap
420          * so we need to restrict the size of transmitted aggregation to the
421          * HT size; mac80211 would otherwise pick the HE max (256) by default.
422          */
423 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
424 	.num_rbds = IWL_NUM_RBDS_22000_HE,
425 };
426 
427 const struct iwl_cfg iwl_ax1650i_cfg_quz_hr = {
428 	.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201NGW)",
429 	.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
430 	IWL_DEVICE_22500,
431 	/*
432          * This device doesn't support receiving BlockAck with a large bitmap
433          * so we need to restrict the size of transmitted aggregation to the
434          * HT size; mac80211 would otherwise pick the HE max (256) by default.
435          */
436 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
437 	.num_rbds = IWL_NUM_RBDS_22000_HE,
438 };
439 
440 const struct iwl_cfg iwl_ax200_cfg_cc = {
441 	.fw_name_pre = IWL_CC_A_FW_PRE,
442 	IWL_DEVICE_22500,
443 	/*
444 	 * This device doesn't support receiving BlockAck with a large bitmap
445 	 * so we need to restrict the size of transmitted aggregation to the
446 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
447 	 */
448 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
449 	.num_rbds = IWL_NUM_RBDS_22000_HE,
450 };
451 
452 const struct iwl_cfg killer1650s_2ax_cfg_qu_b0_hr_b0 = {
453 	.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201NGW)",
454 	.fw_name_pre = IWL_22000_QU_B_HR_B_FW_PRE,
455 	IWL_DEVICE_22500,
456 	/*
457 	 * This device doesn't support receiving BlockAck with a large bitmap
458 	 * so we need to restrict the size of transmitted aggregation to the
459 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
460 	 */
461 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
462 	.num_rbds = IWL_NUM_RBDS_22000_HE,
463 };
464 
465 const struct iwl_cfg killer1650i_2ax_cfg_qu_b0_hr_b0 = {
466 	.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201D2W)",
467 	.fw_name_pre = IWL_22000_QU_B_HR_B_FW_PRE,
468 	IWL_DEVICE_22500,
469 	/*
470 	 * This device doesn't support receiving BlockAck with a large bitmap
471 	 * so we need to restrict the size of transmitted aggregation to the
472 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
473 	 */
474 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
475 	.num_rbds = IWL_NUM_RBDS_22000_HE,
476 };
477 
478 const struct iwl_cfg killer1650s_2ax_cfg_qu_c0_hr_b0 = {
479 	.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201NGW)",
480 	.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
481 	IWL_DEVICE_22500,
482 	/*
483 	 * This device doesn't support receiving BlockAck with a large bitmap
484 	 * so we need to restrict the size of transmitted aggregation to the
485 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
486 	 */
487 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
488 	.num_rbds = IWL_NUM_RBDS_22000_HE,
489 };
490 
491 const struct iwl_cfg killer1650i_2ax_cfg_qu_c0_hr_b0 = {
492 	.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201D2W)",
493 	.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
494 	IWL_DEVICE_22500,
495 	/*
496 	 * This device doesn't support receiving BlockAck with a large bitmap
497 	 * so we need to restrict the size of transmitted aggregation to the
498 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
499 	 */
500 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
501 	.num_rbds = IWL_NUM_RBDS_22000_HE,
502 };
503 
504 const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_b0 = {
505 	.name = "Intel(R) Dual Band Wireless AX 22000",
506 	.fw_name_pre = IWL_22000_HR_B_FW_PRE,
507 	IWL_DEVICE_22500,
508 	/*
509 	 * This device doesn't support receiving BlockAck with a large bitmap
510 	 * so we need to restrict the size of transmitted aggregation to the
511 	 * HT size; mac80211 would otherwise pick the HE max (256) by default.
512 	 */
513 	.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
514 	.num_rbds = IWL_NUM_RBDS_22000_HE,
515 };
516 
517 const struct iwl_cfg iwlax210_2ax_cfg_so_jf_a0 = {
518 	.name = "Intel(R) Wireless-AC 9560 160MHz",
519 	.fw_name_pre = IWL_22000_SO_A_JF_B_FW_PRE,
520 	IWL_DEVICE_AX210,
521 	.num_rbds = IWL_NUM_RBDS_NON_HE,
522 };
523 
524 const struct iwl_cfg iwlax210_2ax_cfg_so_hr_a0 = {
525 	.name = "Intel(R) Wi-Fi 7 AX210 160MHz",
526 	.fw_name_pre = IWL_22000_SO_A_HR_B_FW_PRE,
527 	IWL_DEVICE_AX210,
528 	.num_rbds = IWL_NUM_RBDS_AX210_HE,
529 };
530 
531 const struct iwl_cfg iwlax211_2ax_cfg_so_gf_a0 = {
532 	.name = "Intel(R) Wi-Fi 7 AX211 160MHz",
533 	.fw_name_pre = IWL_22000_SO_A_GF_A_FW_PRE,
534 	.uhb_supported = true,
535 	IWL_DEVICE_AX210,
536 	.num_rbds = IWL_NUM_RBDS_AX210_HE,
537 };
538 
539 const struct iwl_cfg iwlax210_2ax_cfg_ty_gf_a0 = {
540 	.name = "Intel(R) Wi-Fi 7 AX210 160MHz",
541 	.fw_name_pre = IWL_22000_TY_A_GF_A_FW_PRE,
542 	.uhb_supported = true,
543 	IWL_DEVICE_AX210,
544 	.num_rbds = IWL_NUM_RBDS_AX210_HE,
545 };
546 
547 const struct iwl_cfg iwlax411_2ax_cfg_so_gf4_a0 = {
548 	.name = "Intel(R) Wi-Fi 7 AX411 160MHz",
549 	.fw_name_pre = IWL_22000_SO_A_GF4_A_FW_PRE,
550 	.uhb_supported = true,
551 	IWL_DEVICE_AX210,
552 	.num_rbds = IWL_NUM_RBDS_AX210_HE,
553 };
554 
555 const struct iwl_cfg iwlax411_2ax_cfg_sosnj_gf4_a0 = {
556 	.name = "Intel(R) Wi-Fi 7 AX411 160MHz",
557 	.fw_name_pre = IWL_22000_SOSNJ_A_GF4_A_FW_PRE,
558 	.uhb_supported = true,
559 	IWL_DEVICE_AX210,
560 	.num_rbds = IWL_NUM_RBDS_AX210_HE,
561 };
562 
563 MODULE_FIRMWARE(IWL_22000_HR_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
564 MODULE_FIRMWARE(IWL_22000_JF_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
565 MODULE_FIRMWARE(IWL_22000_HR_B_QNJ_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
566 MODULE_FIRMWARE(IWL_QU_C_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
567 MODULE_FIRMWARE(IWL_QU_B_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
568 MODULE_FIRMWARE(IWL_QUZ_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
569 MODULE_FIRMWARE(IWL_QUZ_A_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
570 MODULE_FIRMWARE(IWL_QNJ_B_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
571 MODULE_FIRMWARE(IWL_CC_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
572 MODULE_FIRMWARE(IWL_22000_SO_A_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
573 MODULE_FIRMWARE(IWL_22000_SO_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
574 MODULE_FIRMWARE(IWL_22000_SO_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
575 MODULE_FIRMWARE(IWL_22000_TY_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
576