1d1a890faSShreyas Bhatewara /* 2d1a890faSShreyas Bhatewara * Linux driver for VMware's vmxnet3 ethernet NIC. 3d1a890faSShreyas Bhatewara * 4d1a890faSShreyas Bhatewara * Copyright (C) 2008-2009, VMware, Inc. All Rights Reserved. 5d1a890faSShreyas Bhatewara * 6d1a890faSShreyas Bhatewara * This program is free software; you can redistribute it and/or modify it 7d1a890faSShreyas Bhatewara * under the terms of the GNU General Public License as published by the 8d1a890faSShreyas Bhatewara * Free Software Foundation; version 2 of the License and no later version. 9d1a890faSShreyas Bhatewara * 10d1a890faSShreyas Bhatewara * This program is distributed in the hope that it will be useful, but 11d1a890faSShreyas Bhatewara * WITHOUT ANY WARRANTY; without even the implied warranty of 12d1a890faSShreyas Bhatewara * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or 13d1a890faSShreyas Bhatewara * NON INFRINGEMENT. See the GNU General Public License for more 14d1a890faSShreyas Bhatewara * details. 15d1a890faSShreyas Bhatewara * 16d1a890faSShreyas Bhatewara * You should have received a copy of the GNU General Public License 17d1a890faSShreyas Bhatewara * along with this program; if not, write to the Free Software 18d1a890faSShreyas Bhatewara * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. 19d1a890faSShreyas Bhatewara * 20d1a890faSShreyas Bhatewara * The full GNU General Public License is included in this distribution in 21d1a890faSShreyas Bhatewara * the file called "COPYING". 22d1a890faSShreyas Bhatewara * 23d1a890faSShreyas Bhatewara * Maintained by: Shreyas Bhatewara <pv-drivers@vmware.com> 24d1a890faSShreyas Bhatewara * 25d1a890faSShreyas Bhatewara */ 26d1a890faSShreyas Bhatewara 279d9779e7SPaul Gortmaker #include <linux/module.h> 28b038b040SStephen Rothwell #include <net/ip6_checksum.h> 29b038b040SStephen Rothwell 30d1a890faSShreyas Bhatewara #include "vmxnet3_int.h" 31d1a890faSShreyas Bhatewara 32d1a890faSShreyas Bhatewara char vmxnet3_driver_name[] = "vmxnet3"; 33d1a890faSShreyas Bhatewara #define VMXNET3_DRIVER_DESC "VMware vmxnet3 virtual NIC driver" 34d1a890faSShreyas Bhatewara 35d1a890faSShreyas Bhatewara /* 36d1a890faSShreyas Bhatewara * PCI Device ID Table 37d1a890faSShreyas Bhatewara * Last entry must be all 0s 38d1a890faSShreyas Bhatewara */ 39a3aa1884SAlexey Dobriyan static DEFINE_PCI_DEVICE_TABLE(vmxnet3_pciid_table) = { 40d1a890faSShreyas Bhatewara {PCI_VDEVICE(VMWARE, PCI_DEVICE_ID_VMWARE_VMXNET3)}, 41d1a890faSShreyas Bhatewara {0} 42d1a890faSShreyas Bhatewara }; 43d1a890faSShreyas Bhatewara 44d1a890faSShreyas Bhatewara MODULE_DEVICE_TABLE(pci, vmxnet3_pciid_table); 45d1a890faSShreyas Bhatewara 46d1a890faSShreyas Bhatewara static atomic_t devices_found; 47d1a890faSShreyas Bhatewara 4809c5088eSShreyas Bhatewara #define VMXNET3_MAX_DEVICES 10 4909c5088eSShreyas Bhatewara static int enable_mq = 1; 5009c5088eSShreyas Bhatewara static int irq_share_mode; 51d1a890faSShreyas Bhatewara 52f9f25026SShreyas Bhatewara static void 53f9f25026SShreyas Bhatewara vmxnet3_write_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac); 54f9f25026SShreyas Bhatewara 55d1a890faSShreyas Bhatewara /* 56d1a890faSShreyas Bhatewara * Enable/Disable the given intr 57d1a890faSShreyas Bhatewara */ 58d1a890faSShreyas Bhatewara static void 59d1a890faSShreyas Bhatewara vmxnet3_enable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx) 60d1a890faSShreyas Bhatewara { 61d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 0); 62d1a890faSShreyas Bhatewara } 63d1a890faSShreyas Bhatewara 64d1a890faSShreyas Bhatewara 65d1a890faSShreyas Bhatewara static void 66d1a890faSShreyas Bhatewara vmxnet3_disable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx) 67d1a890faSShreyas Bhatewara { 68d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 1); 69d1a890faSShreyas Bhatewara } 70d1a890faSShreyas Bhatewara 71d1a890faSShreyas Bhatewara 72d1a890faSShreyas Bhatewara /* 73d1a890faSShreyas Bhatewara * Enable/Disable all intrs used by the device 74d1a890faSShreyas Bhatewara */ 75d1a890faSShreyas Bhatewara static void 76d1a890faSShreyas Bhatewara vmxnet3_enable_all_intrs(struct vmxnet3_adapter *adapter) 77d1a890faSShreyas Bhatewara { 78d1a890faSShreyas Bhatewara int i; 79d1a890faSShreyas Bhatewara 80d1a890faSShreyas Bhatewara for (i = 0; i < adapter->intr.num_intrs; i++) 81d1a890faSShreyas Bhatewara vmxnet3_enable_intr(adapter, i); 826929fe8aSRonghua Zang adapter->shared->devRead.intrConf.intrCtrl &= 836929fe8aSRonghua Zang cpu_to_le32(~VMXNET3_IC_DISABLE_ALL); 84d1a890faSShreyas Bhatewara } 85d1a890faSShreyas Bhatewara 86d1a890faSShreyas Bhatewara 87d1a890faSShreyas Bhatewara static void 88d1a890faSShreyas Bhatewara vmxnet3_disable_all_intrs(struct vmxnet3_adapter *adapter) 89d1a890faSShreyas Bhatewara { 90d1a890faSShreyas Bhatewara int i; 91d1a890faSShreyas Bhatewara 926929fe8aSRonghua Zang adapter->shared->devRead.intrConf.intrCtrl |= 936929fe8aSRonghua Zang cpu_to_le32(VMXNET3_IC_DISABLE_ALL); 94d1a890faSShreyas Bhatewara for (i = 0; i < adapter->intr.num_intrs; i++) 95d1a890faSShreyas Bhatewara vmxnet3_disable_intr(adapter, i); 96d1a890faSShreyas Bhatewara } 97d1a890faSShreyas Bhatewara 98d1a890faSShreyas Bhatewara 99d1a890faSShreyas Bhatewara static void 100d1a890faSShreyas Bhatewara vmxnet3_ack_events(struct vmxnet3_adapter *adapter, u32 events) 101d1a890faSShreyas Bhatewara { 102d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_ECR, events); 103d1a890faSShreyas Bhatewara } 104d1a890faSShreyas Bhatewara 105d1a890faSShreyas Bhatewara 106d1a890faSShreyas Bhatewara static bool 107d1a890faSShreyas Bhatewara vmxnet3_tq_stopped(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter) 108d1a890faSShreyas Bhatewara { 10909c5088eSShreyas Bhatewara return tq->stopped; 110d1a890faSShreyas Bhatewara } 111d1a890faSShreyas Bhatewara 112d1a890faSShreyas Bhatewara 113d1a890faSShreyas Bhatewara static void 114d1a890faSShreyas Bhatewara vmxnet3_tq_start(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter) 115d1a890faSShreyas Bhatewara { 116d1a890faSShreyas Bhatewara tq->stopped = false; 11709c5088eSShreyas Bhatewara netif_start_subqueue(adapter->netdev, tq - adapter->tx_queue); 118d1a890faSShreyas Bhatewara } 119d1a890faSShreyas Bhatewara 120d1a890faSShreyas Bhatewara 121d1a890faSShreyas Bhatewara static void 122d1a890faSShreyas Bhatewara vmxnet3_tq_wake(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter) 123d1a890faSShreyas Bhatewara { 124d1a890faSShreyas Bhatewara tq->stopped = false; 12509c5088eSShreyas Bhatewara netif_wake_subqueue(adapter->netdev, (tq - adapter->tx_queue)); 126d1a890faSShreyas Bhatewara } 127d1a890faSShreyas Bhatewara 128d1a890faSShreyas Bhatewara 129d1a890faSShreyas Bhatewara static void 130d1a890faSShreyas Bhatewara vmxnet3_tq_stop(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter) 131d1a890faSShreyas Bhatewara { 132d1a890faSShreyas Bhatewara tq->stopped = true; 133d1a890faSShreyas Bhatewara tq->num_stop++; 13409c5088eSShreyas Bhatewara netif_stop_subqueue(adapter->netdev, (tq - adapter->tx_queue)); 135d1a890faSShreyas Bhatewara } 136d1a890faSShreyas Bhatewara 137d1a890faSShreyas Bhatewara 138d1a890faSShreyas Bhatewara /* 139d1a890faSShreyas Bhatewara * Check the link state. This may start or stop the tx queue. 140d1a890faSShreyas Bhatewara */ 141d1a890faSShreyas Bhatewara static void 1424a1745fcSShreyas Bhatewara vmxnet3_check_link(struct vmxnet3_adapter *adapter, bool affectTxQueue) 143d1a890faSShreyas Bhatewara { 144d1a890faSShreyas Bhatewara u32 ret; 14509c5088eSShreyas Bhatewara int i; 14683d0feffSShreyas Bhatewara unsigned long flags; 147d1a890faSShreyas Bhatewara 14883d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 149d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK); 150d1a890faSShreyas Bhatewara ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD); 15183d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 15283d0feffSShreyas Bhatewara 153d1a890faSShreyas Bhatewara adapter->link_speed = ret >> 16; 154d1a890faSShreyas Bhatewara if (ret & 1) { /* Link is up. */ 155d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: NIC Link is Up %d Mbps\n", 156d1a890faSShreyas Bhatewara adapter->netdev->name, adapter->link_speed); 157d1a890faSShreyas Bhatewara if (!netif_carrier_ok(adapter->netdev)) 158d1a890faSShreyas Bhatewara netif_carrier_on(adapter->netdev); 159d1a890faSShreyas Bhatewara 16009c5088eSShreyas Bhatewara if (affectTxQueue) { 16109c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 16209c5088eSShreyas Bhatewara vmxnet3_tq_start(&adapter->tx_queue[i], 16309c5088eSShreyas Bhatewara adapter); 16409c5088eSShreyas Bhatewara } 165d1a890faSShreyas Bhatewara } else { 166d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: NIC Link is Down\n", 167d1a890faSShreyas Bhatewara adapter->netdev->name); 168d1a890faSShreyas Bhatewara if (netif_carrier_ok(adapter->netdev)) 169d1a890faSShreyas Bhatewara netif_carrier_off(adapter->netdev); 170d1a890faSShreyas Bhatewara 17109c5088eSShreyas Bhatewara if (affectTxQueue) { 17209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 17309c5088eSShreyas Bhatewara vmxnet3_tq_stop(&adapter->tx_queue[i], adapter); 17409c5088eSShreyas Bhatewara } 175d1a890faSShreyas Bhatewara } 176d1a890faSShreyas Bhatewara } 177d1a890faSShreyas Bhatewara 178d1a890faSShreyas Bhatewara static void 179d1a890faSShreyas Bhatewara vmxnet3_process_events(struct vmxnet3_adapter *adapter) 180d1a890faSShreyas Bhatewara { 18109c5088eSShreyas Bhatewara int i; 182e328d410SRoland Dreier unsigned long flags; 183115924b6SShreyas Bhatewara u32 events = le32_to_cpu(adapter->shared->ecr); 184d1a890faSShreyas Bhatewara if (!events) 185d1a890faSShreyas Bhatewara return; 186d1a890faSShreyas Bhatewara 187d1a890faSShreyas Bhatewara vmxnet3_ack_events(adapter, events); 188d1a890faSShreyas Bhatewara 189d1a890faSShreyas Bhatewara /* Check if link state has changed */ 190d1a890faSShreyas Bhatewara if (events & VMXNET3_ECR_LINK) 1914a1745fcSShreyas Bhatewara vmxnet3_check_link(adapter, true); 192d1a890faSShreyas Bhatewara 193d1a890faSShreyas Bhatewara /* Check if there is an error on xmit/recv queues */ 194d1a890faSShreyas Bhatewara if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) { 195e328d410SRoland Dreier spin_lock_irqsave(&adapter->cmd_lock, flags); 196d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 197d1a890faSShreyas Bhatewara VMXNET3_CMD_GET_QUEUE_STATUS); 198e328d410SRoland Dreier spin_unlock_irqrestore(&adapter->cmd_lock, flags); 199d1a890faSShreyas Bhatewara 20009c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 20109c5088eSShreyas Bhatewara if (adapter->tqd_start[i].status.stopped) 20209c5088eSShreyas Bhatewara dev_err(&adapter->netdev->dev, 20309c5088eSShreyas Bhatewara "%s: tq[%d] error 0x%x\n", 20409c5088eSShreyas Bhatewara adapter->netdev->name, i, le32_to_cpu( 20509c5088eSShreyas Bhatewara adapter->tqd_start[i].status.error)); 20609c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 20709c5088eSShreyas Bhatewara if (adapter->rqd_start[i].status.stopped) 20809c5088eSShreyas Bhatewara dev_err(&adapter->netdev->dev, 20909c5088eSShreyas Bhatewara "%s: rq[%d] error 0x%x\n", 21009c5088eSShreyas Bhatewara adapter->netdev->name, i, 21109c5088eSShreyas Bhatewara adapter->rqd_start[i].status.error); 212d1a890faSShreyas Bhatewara 213d1a890faSShreyas Bhatewara schedule_work(&adapter->work); 214d1a890faSShreyas Bhatewara } 215d1a890faSShreyas Bhatewara } 216d1a890faSShreyas Bhatewara 217115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 218115924b6SShreyas Bhatewara /* 219115924b6SShreyas Bhatewara * The device expects the bitfields in shared structures to be written in 220115924b6SShreyas Bhatewara * little endian. When CPU is big endian, the following routines are used to 221115924b6SShreyas Bhatewara * correctly read and write into ABI. 222115924b6SShreyas Bhatewara * The general technique used here is : double word bitfields are defined in 223115924b6SShreyas Bhatewara * opposite order for big endian architecture. Then before reading them in 224115924b6SShreyas Bhatewara * driver the complete double word is translated using le32_to_cpu. Similarly 225115924b6SShreyas Bhatewara * After the driver writes into bitfields, cpu_to_le32 is used to translate the 226115924b6SShreyas Bhatewara * double words into required format. 227115924b6SShreyas Bhatewara * In order to avoid touching bits in shared structure more than once, temporary 228115924b6SShreyas Bhatewara * descriptors are used. These are passed as srcDesc to following functions. 229115924b6SShreyas Bhatewara */ 230115924b6SShreyas Bhatewara static void vmxnet3_RxDescToCPU(const struct Vmxnet3_RxDesc *srcDesc, 231115924b6SShreyas Bhatewara struct Vmxnet3_RxDesc *dstDesc) 232115924b6SShreyas Bhatewara { 233115924b6SShreyas Bhatewara u32 *src = (u32 *)srcDesc + 2; 234115924b6SShreyas Bhatewara u32 *dst = (u32 *)dstDesc + 2; 235115924b6SShreyas Bhatewara dstDesc->addr = le64_to_cpu(srcDesc->addr); 236115924b6SShreyas Bhatewara *dst = le32_to_cpu(*src); 237115924b6SShreyas Bhatewara dstDesc->ext1 = le32_to_cpu(srcDesc->ext1); 238115924b6SShreyas Bhatewara } 239115924b6SShreyas Bhatewara 240115924b6SShreyas Bhatewara static void vmxnet3_TxDescToLe(const struct Vmxnet3_TxDesc *srcDesc, 241115924b6SShreyas Bhatewara struct Vmxnet3_TxDesc *dstDesc) 242115924b6SShreyas Bhatewara { 243115924b6SShreyas Bhatewara int i; 244115924b6SShreyas Bhatewara u32 *src = (u32 *)(srcDesc + 1); 245115924b6SShreyas Bhatewara u32 *dst = (u32 *)(dstDesc + 1); 246115924b6SShreyas Bhatewara 247115924b6SShreyas Bhatewara /* Working backwards so that the gen bit is set at the end. */ 248115924b6SShreyas Bhatewara for (i = 2; i > 0; i--) { 249115924b6SShreyas Bhatewara src--; 250115924b6SShreyas Bhatewara dst--; 251115924b6SShreyas Bhatewara *dst = cpu_to_le32(*src); 252115924b6SShreyas Bhatewara } 253115924b6SShreyas Bhatewara } 254115924b6SShreyas Bhatewara 255115924b6SShreyas Bhatewara 256115924b6SShreyas Bhatewara static void vmxnet3_RxCompToCPU(const struct Vmxnet3_RxCompDesc *srcDesc, 257115924b6SShreyas Bhatewara struct Vmxnet3_RxCompDesc *dstDesc) 258115924b6SShreyas Bhatewara { 259115924b6SShreyas Bhatewara int i = 0; 260115924b6SShreyas Bhatewara u32 *src = (u32 *)srcDesc; 261115924b6SShreyas Bhatewara u32 *dst = (u32 *)dstDesc; 262115924b6SShreyas Bhatewara for (i = 0; i < sizeof(struct Vmxnet3_RxCompDesc) / sizeof(u32); i++) { 263115924b6SShreyas Bhatewara *dst = le32_to_cpu(*src); 264115924b6SShreyas Bhatewara src++; 265115924b6SShreyas Bhatewara dst++; 266115924b6SShreyas Bhatewara } 267115924b6SShreyas Bhatewara } 268115924b6SShreyas Bhatewara 269115924b6SShreyas Bhatewara 270115924b6SShreyas Bhatewara /* Used to read bitfield values from double words. */ 271115924b6SShreyas Bhatewara static u32 get_bitfield32(const __le32 *bitfield, u32 pos, u32 size) 272115924b6SShreyas Bhatewara { 273115924b6SShreyas Bhatewara u32 temp = le32_to_cpu(*bitfield); 274115924b6SShreyas Bhatewara u32 mask = ((1 << size) - 1) << pos; 275115924b6SShreyas Bhatewara temp &= mask; 276115924b6SShreyas Bhatewara temp >>= pos; 277115924b6SShreyas Bhatewara return temp; 278115924b6SShreyas Bhatewara } 279115924b6SShreyas Bhatewara 280115924b6SShreyas Bhatewara 281115924b6SShreyas Bhatewara 282115924b6SShreyas Bhatewara #endif /* __BIG_ENDIAN_BITFIELD */ 283115924b6SShreyas Bhatewara 284115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 285115924b6SShreyas Bhatewara 286115924b6SShreyas Bhatewara # define VMXNET3_TXDESC_GET_GEN(txdesc) get_bitfield32(((const __le32 *) \ 287115924b6SShreyas Bhatewara txdesc) + VMXNET3_TXD_GEN_DWORD_SHIFT, \ 288115924b6SShreyas Bhatewara VMXNET3_TXD_GEN_SHIFT, VMXNET3_TXD_GEN_SIZE) 289115924b6SShreyas Bhatewara # define VMXNET3_TXDESC_GET_EOP(txdesc) get_bitfield32(((const __le32 *) \ 290115924b6SShreyas Bhatewara txdesc) + VMXNET3_TXD_EOP_DWORD_SHIFT, \ 291115924b6SShreyas Bhatewara VMXNET3_TXD_EOP_SHIFT, VMXNET3_TXD_EOP_SIZE) 292115924b6SShreyas Bhatewara # define VMXNET3_TCD_GET_GEN(tcd) get_bitfield32(((const __le32 *)tcd) + \ 293115924b6SShreyas Bhatewara VMXNET3_TCD_GEN_DWORD_SHIFT, VMXNET3_TCD_GEN_SHIFT, \ 294115924b6SShreyas Bhatewara VMXNET3_TCD_GEN_SIZE) 295115924b6SShreyas Bhatewara # define VMXNET3_TCD_GET_TXIDX(tcd) get_bitfield32((const __le32 *)tcd, \ 296115924b6SShreyas Bhatewara VMXNET3_TCD_TXIDX_SHIFT, VMXNET3_TCD_TXIDX_SIZE) 297115924b6SShreyas Bhatewara # define vmxnet3_getRxComp(dstrcd, rcd, tmp) do { \ 298115924b6SShreyas Bhatewara (dstrcd) = (tmp); \ 299115924b6SShreyas Bhatewara vmxnet3_RxCompToCPU((rcd), (tmp)); \ 300115924b6SShreyas Bhatewara } while (0) 301115924b6SShreyas Bhatewara # define vmxnet3_getRxDesc(dstrxd, rxd, tmp) do { \ 302115924b6SShreyas Bhatewara (dstrxd) = (tmp); \ 303115924b6SShreyas Bhatewara vmxnet3_RxDescToCPU((rxd), (tmp)); \ 304115924b6SShreyas Bhatewara } while (0) 305115924b6SShreyas Bhatewara 306115924b6SShreyas Bhatewara #else 307115924b6SShreyas Bhatewara 308115924b6SShreyas Bhatewara # define VMXNET3_TXDESC_GET_GEN(txdesc) ((txdesc)->gen) 309115924b6SShreyas Bhatewara # define VMXNET3_TXDESC_GET_EOP(txdesc) ((txdesc)->eop) 310115924b6SShreyas Bhatewara # define VMXNET3_TCD_GET_GEN(tcd) ((tcd)->gen) 311115924b6SShreyas Bhatewara # define VMXNET3_TCD_GET_TXIDX(tcd) ((tcd)->txdIdx) 312115924b6SShreyas Bhatewara # define vmxnet3_getRxComp(dstrcd, rcd, tmp) (dstrcd) = (rcd) 313115924b6SShreyas Bhatewara # define vmxnet3_getRxDesc(dstrxd, rxd, tmp) (dstrxd) = (rxd) 314115924b6SShreyas Bhatewara 315115924b6SShreyas Bhatewara #endif /* __BIG_ENDIAN_BITFIELD */ 316115924b6SShreyas Bhatewara 317d1a890faSShreyas Bhatewara 318d1a890faSShreyas Bhatewara static void 319d1a890faSShreyas Bhatewara vmxnet3_unmap_tx_buf(struct vmxnet3_tx_buf_info *tbi, 320d1a890faSShreyas Bhatewara struct pci_dev *pdev) 321d1a890faSShreyas Bhatewara { 322d1a890faSShreyas Bhatewara if (tbi->map_type == VMXNET3_MAP_SINGLE) 323d1a890faSShreyas Bhatewara pci_unmap_single(pdev, tbi->dma_addr, tbi->len, 324d1a890faSShreyas Bhatewara PCI_DMA_TODEVICE); 325d1a890faSShreyas Bhatewara else if (tbi->map_type == VMXNET3_MAP_PAGE) 326d1a890faSShreyas Bhatewara pci_unmap_page(pdev, tbi->dma_addr, tbi->len, 327d1a890faSShreyas Bhatewara PCI_DMA_TODEVICE); 328d1a890faSShreyas Bhatewara else 329d1a890faSShreyas Bhatewara BUG_ON(tbi->map_type != VMXNET3_MAP_NONE); 330d1a890faSShreyas Bhatewara 331d1a890faSShreyas Bhatewara tbi->map_type = VMXNET3_MAP_NONE; /* to help debugging */ 332d1a890faSShreyas Bhatewara } 333d1a890faSShreyas Bhatewara 334d1a890faSShreyas Bhatewara 335d1a890faSShreyas Bhatewara static int 336d1a890faSShreyas Bhatewara vmxnet3_unmap_pkt(u32 eop_idx, struct vmxnet3_tx_queue *tq, 337d1a890faSShreyas Bhatewara struct pci_dev *pdev, struct vmxnet3_adapter *adapter) 338d1a890faSShreyas Bhatewara { 339d1a890faSShreyas Bhatewara struct sk_buff *skb; 340d1a890faSShreyas Bhatewara int entries = 0; 341d1a890faSShreyas Bhatewara 342d1a890faSShreyas Bhatewara /* no out of order completion */ 343d1a890faSShreyas Bhatewara BUG_ON(tq->buf_info[eop_idx].sop_idx != tq->tx_ring.next2comp); 344115924b6SShreyas Bhatewara BUG_ON(VMXNET3_TXDESC_GET_EOP(&(tq->tx_ring.base[eop_idx].txd)) != 1); 345d1a890faSShreyas Bhatewara 346d1a890faSShreyas Bhatewara skb = tq->buf_info[eop_idx].skb; 347d1a890faSShreyas Bhatewara BUG_ON(skb == NULL); 348d1a890faSShreyas Bhatewara tq->buf_info[eop_idx].skb = NULL; 349d1a890faSShreyas Bhatewara 350d1a890faSShreyas Bhatewara VMXNET3_INC_RING_IDX_ONLY(eop_idx, tq->tx_ring.size); 351d1a890faSShreyas Bhatewara 352d1a890faSShreyas Bhatewara while (tq->tx_ring.next2comp != eop_idx) { 353d1a890faSShreyas Bhatewara vmxnet3_unmap_tx_buf(tq->buf_info + tq->tx_ring.next2comp, 354d1a890faSShreyas Bhatewara pdev); 355d1a890faSShreyas Bhatewara 356d1a890faSShreyas Bhatewara /* update next2comp w/o tx_lock. Since we are marking more, 357d1a890faSShreyas Bhatewara * instead of less, tx ring entries avail, the worst case is 358d1a890faSShreyas Bhatewara * that the tx routine incorrectly re-queues a pkt due to 359d1a890faSShreyas Bhatewara * insufficient tx ring entries. 360d1a890faSShreyas Bhatewara */ 361d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring); 362d1a890faSShreyas Bhatewara entries++; 363d1a890faSShreyas Bhatewara } 364d1a890faSShreyas Bhatewara 365d1a890faSShreyas Bhatewara dev_kfree_skb_any(skb); 366d1a890faSShreyas Bhatewara return entries; 367d1a890faSShreyas Bhatewara } 368d1a890faSShreyas Bhatewara 369d1a890faSShreyas Bhatewara 370d1a890faSShreyas Bhatewara static int 371d1a890faSShreyas Bhatewara vmxnet3_tq_tx_complete(struct vmxnet3_tx_queue *tq, 372d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 373d1a890faSShreyas Bhatewara { 374d1a890faSShreyas Bhatewara int completed = 0; 375d1a890faSShreyas Bhatewara union Vmxnet3_GenericDesc *gdesc; 376d1a890faSShreyas Bhatewara 377d1a890faSShreyas Bhatewara gdesc = tq->comp_ring.base + tq->comp_ring.next2proc; 378115924b6SShreyas Bhatewara while (VMXNET3_TCD_GET_GEN(&gdesc->tcd) == tq->comp_ring.gen) { 379115924b6SShreyas Bhatewara completed += vmxnet3_unmap_pkt(VMXNET3_TCD_GET_TXIDX( 380115924b6SShreyas Bhatewara &gdesc->tcd), tq, adapter->pdev, 381115924b6SShreyas Bhatewara adapter); 382d1a890faSShreyas Bhatewara 383d1a890faSShreyas Bhatewara vmxnet3_comp_ring_adv_next2proc(&tq->comp_ring); 384d1a890faSShreyas Bhatewara gdesc = tq->comp_ring.base + tq->comp_ring.next2proc; 385d1a890faSShreyas Bhatewara } 386d1a890faSShreyas Bhatewara 387d1a890faSShreyas Bhatewara if (completed) { 388d1a890faSShreyas Bhatewara spin_lock(&tq->tx_lock); 389d1a890faSShreyas Bhatewara if (unlikely(vmxnet3_tq_stopped(tq, adapter) && 390d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_desc_avail(&tq->tx_ring) > 391d1a890faSShreyas Bhatewara VMXNET3_WAKE_QUEUE_THRESHOLD(tq) && 392d1a890faSShreyas Bhatewara netif_carrier_ok(adapter->netdev))) { 393d1a890faSShreyas Bhatewara vmxnet3_tq_wake(tq, adapter); 394d1a890faSShreyas Bhatewara } 395d1a890faSShreyas Bhatewara spin_unlock(&tq->tx_lock); 396d1a890faSShreyas Bhatewara } 397d1a890faSShreyas Bhatewara return completed; 398d1a890faSShreyas Bhatewara } 399d1a890faSShreyas Bhatewara 400d1a890faSShreyas Bhatewara 401d1a890faSShreyas Bhatewara static void 402d1a890faSShreyas Bhatewara vmxnet3_tq_cleanup(struct vmxnet3_tx_queue *tq, 403d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 404d1a890faSShreyas Bhatewara { 405d1a890faSShreyas Bhatewara int i; 406d1a890faSShreyas Bhatewara 407d1a890faSShreyas Bhatewara while (tq->tx_ring.next2comp != tq->tx_ring.next2fill) { 408d1a890faSShreyas Bhatewara struct vmxnet3_tx_buf_info *tbi; 409d1a890faSShreyas Bhatewara 410d1a890faSShreyas Bhatewara tbi = tq->buf_info + tq->tx_ring.next2comp; 411d1a890faSShreyas Bhatewara 412d1a890faSShreyas Bhatewara vmxnet3_unmap_tx_buf(tbi, adapter->pdev); 413d1a890faSShreyas Bhatewara if (tbi->skb) { 414d1a890faSShreyas Bhatewara dev_kfree_skb_any(tbi->skb); 415d1a890faSShreyas Bhatewara tbi->skb = NULL; 416d1a890faSShreyas Bhatewara } 417d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring); 418d1a890faSShreyas Bhatewara } 419d1a890faSShreyas Bhatewara 420d1a890faSShreyas Bhatewara /* sanity check, verify all buffers are indeed unmapped and freed */ 421d1a890faSShreyas Bhatewara for (i = 0; i < tq->tx_ring.size; i++) { 422d1a890faSShreyas Bhatewara BUG_ON(tq->buf_info[i].skb != NULL || 423d1a890faSShreyas Bhatewara tq->buf_info[i].map_type != VMXNET3_MAP_NONE); 424d1a890faSShreyas Bhatewara } 425d1a890faSShreyas Bhatewara 426d1a890faSShreyas Bhatewara tq->tx_ring.gen = VMXNET3_INIT_GEN; 427d1a890faSShreyas Bhatewara tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0; 428d1a890faSShreyas Bhatewara 429d1a890faSShreyas Bhatewara tq->comp_ring.gen = VMXNET3_INIT_GEN; 430d1a890faSShreyas Bhatewara tq->comp_ring.next2proc = 0; 431d1a890faSShreyas Bhatewara } 432d1a890faSShreyas Bhatewara 433d1a890faSShreyas Bhatewara 43409c5088eSShreyas Bhatewara static void 435d1a890faSShreyas Bhatewara vmxnet3_tq_destroy(struct vmxnet3_tx_queue *tq, 436d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 437d1a890faSShreyas Bhatewara { 438d1a890faSShreyas Bhatewara if (tq->tx_ring.base) { 439d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, tq->tx_ring.size * 440d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxDesc), 441d1a890faSShreyas Bhatewara tq->tx_ring.base, tq->tx_ring.basePA); 442d1a890faSShreyas Bhatewara tq->tx_ring.base = NULL; 443d1a890faSShreyas Bhatewara } 444d1a890faSShreyas Bhatewara if (tq->data_ring.base) { 445d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, tq->data_ring.size * 446d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxDataDesc), 447d1a890faSShreyas Bhatewara tq->data_ring.base, tq->data_ring.basePA); 448d1a890faSShreyas Bhatewara tq->data_ring.base = NULL; 449d1a890faSShreyas Bhatewara } 450d1a890faSShreyas Bhatewara if (tq->comp_ring.base) { 451d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, tq->comp_ring.size * 452d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxCompDesc), 453d1a890faSShreyas Bhatewara tq->comp_ring.base, tq->comp_ring.basePA); 454d1a890faSShreyas Bhatewara tq->comp_ring.base = NULL; 455d1a890faSShreyas Bhatewara } 456d1a890faSShreyas Bhatewara kfree(tq->buf_info); 457d1a890faSShreyas Bhatewara tq->buf_info = NULL; 458d1a890faSShreyas Bhatewara } 459d1a890faSShreyas Bhatewara 460d1a890faSShreyas Bhatewara 46109c5088eSShreyas Bhatewara /* Destroy all tx queues */ 46209c5088eSShreyas Bhatewara void 46309c5088eSShreyas Bhatewara vmxnet3_tq_destroy_all(struct vmxnet3_adapter *adapter) 46409c5088eSShreyas Bhatewara { 46509c5088eSShreyas Bhatewara int i; 46609c5088eSShreyas Bhatewara 46709c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 46809c5088eSShreyas Bhatewara vmxnet3_tq_destroy(&adapter->tx_queue[i], adapter); 46909c5088eSShreyas Bhatewara } 47009c5088eSShreyas Bhatewara 47109c5088eSShreyas Bhatewara 472d1a890faSShreyas Bhatewara static void 473d1a890faSShreyas Bhatewara vmxnet3_tq_init(struct vmxnet3_tx_queue *tq, 474d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 475d1a890faSShreyas Bhatewara { 476d1a890faSShreyas Bhatewara int i; 477d1a890faSShreyas Bhatewara 478d1a890faSShreyas Bhatewara /* reset the tx ring contents to 0 and reset the tx ring states */ 479d1a890faSShreyas Bhatewara memset(tq->tx_ring.base, 0, tq->tx_ring.size * 480d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxDesc)); 481d1a890faSShreyas Bhatewara tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0; 482d1a890faSShreyas Bhatewara tq->tx_ring.gen = VMXNET3_INIT_GEN; 483d1a890faSShreyas Bhatewara 484d1a890faSShreyas Bhatewara memset(tq->data_ring.base, 0, tq->data_ring.size * 485d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxDataDesc)); 486d1a890faSShreyas Bhatewara 487d1a890faSShreyas Bhatewara /* reset the tx comp ring contents to 0 and reset comp ring states */ 488d1a890faSShreyas Bhatewara memset(tq->comp_ring.base, 0, tq->comp_ring.size * 489d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxCompDesc)); 490d1a890faSShreyas Bhatewara tq->comp_ring.next2proc = 0; 491d1a890faSShreyas Bhatewara tq->comp_ring.gen = VMXNET3_INIT_GEN; 492d1a890faSShreyas Bhatewara 493d1a890faSShreyas Bhatewara /* reset the bookkeeping data */ 494d1a890faSShreyas Bhatewara memset(tq->buf_info, 0, sizeof(tq->buf_info[0]) * tq->tx_ring.size); 495d1a890faSShreyas Bhatewara for (i = 0; i < tq->tx_ring.size; i++) 496d1a890faSShreyas Bhatewara tq->buf_info[i].map_type = VMXNET3_MAP_NONE; 497d1a890faSShreyas Bhatewara 498d1a890faSShreyas Bhatewara /* stats are not reset */ 499d1a890faSShreyas Bhatewara } 500d1a890faSShreyas Bhatewara 501d1a890faSShreyas Bhatewara 502d1a890faSShreyas Bhatewara static int 503d1a890faSShreyas Bhatewara vmxnet3_tq_create(struct vmxnet3_tx_queue *tq, 504d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 505d1a890faSShreyas Bhatewara { 506d1a890faSShreyas Bhatewara BUG_ON(tq->tx_ring.base || tq->data_ring.base || 507d1a890faSShreyas Bhatewara tq->comp_ring.base || tq->buf_info); 508d1a890faSShreyas Bhatewara 509d1a890faSShreyas Bhatewara tq->tx_ring.base = pci_alloc_consistent(adapter->pdev, tq->tx_ring.size 510d1a890faSShreyas Bhatewara * sizeof(struct Vmxnet3_TxDesc), 511d1a890faSShreyas Bhatewara &tq->tx_ring.basePA); 512d1a890faSShreyas Bhatewara if (!tq->tx_ring.base) { 513d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to allocate tx ring\n", 514d1a890faSShreyas Bhatewara adapter->netdev->name); 515d1a890faSShreyas Bhatewara goto err; 516d1a890faSShreyas Bhatewara } 517d1a890faSShreyas Bhatewara 518d1a890faSShreyas Bhatewara tq->data_ring.base = pci_alloc_consistent(adapter->pdev, 519d1a890faSShreyas Bhatewara tq->data_ring.size * 520d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxDataDesc), 521d1a890faSShreyas Bhatewara &tq->data_ring.basePA); 522d1a890faSShreyas Bhatewara if (!tq->data_ring.base) { 523d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to allocate data ring\n", 524d1a890faSShreyas Bhatewara adapter->netdev->name); 525d1a890faSShreyas Bhatewara goto err; 526d1a890faSShreyas Bhatewara } 527d1a890faSShreyas Bhatewara 528d1a890faSShreyas Bhatewara tq->comp_ring.base = pci_alloc_consistent(adapter->pdev, 529d1a890faSShreyas Bhatewara tq->comp_ring.size * 530d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_TxCompDesc), 531d1a890faSShreyas Bhatewara &tq->comp_ring.basePA); 532d1a890faSShreyas Bhatewara if (!tq->comp_ring.base) { 533d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to allocate tx comp ring\n", 534d1a890faSShreyas Bhatewara adapter->netdev->name); 535d1a890faSShreyas Bhatewara goto err; 536d1a890faSShreyas Bhatewara } 537d1a890faSShreyas Bhatewara 538d1a890faSShreyas Bhatewara tq->buf_info = kcalloc(tq->tx_ring.size, sizeof(tq->buf_info[0]), 539d1a890faSShreyas Bhatewara GFP_KERNEL); 540e404decbSJoe Perches if (!tq->buf_info) 541d1a890faSShreyas Bhatewara goto err; 542d1a890faSShreyas Bhatewara 543d1a890faSShreyas Bhatewara return 0; 544d1a890faSShreyas Bhatewara 545d1a890faSShreyas Bhatewara err: 546d1a890faSShreyas Bhatewara vmxnet3_tq_destroy(tq, adapter); 547d1a890faSShreyas Bhatewara return -ENOMEM; 548d1a890faSShreyas Bhatewara } 549d1a890faSShreyas Bhatewara 55009c5088eSShreyas Bhatewara static void 55109c5088eSShreyas Bhatewara vmxnet3_tq_cleanup_all(struct vmxnet3_adapter *adapter) 55209c5088eSShreyas Bhatewara { 55309c5088eSShreyas Bhatewara int i; 55409c5088eSShreyas Bhatewara 55509c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 55609c5088eSShreyas Bhatewara vmxnet3_tq_cleanup(&adapter->tx_queue[i], adapter); 55709c5088eSShreyas Bhatewara } 558d1a890faSShreyas Bhatewara 559d1a890faSShreyas Bhatewara /* 560d1a890faSShreyas Bhatewara * starting from ring->next2fill, allocate rx buffers for the given ring 561d1a890faSShreyas Bhatewara * of the rx queue and update the rx desc. stop after @num_to_alloc buffers 562d1a890faSShreyas Bhatewara * are allocated or allocation fails 563d1a890faSShreyas Bhatewara */ 564d1a890faSShreyas Bhatewara 565d1a890faSShreyas Bhatewara static int 566d1a890faSShreyas Bhatewara vmxnet3_rq_alloc_rx_buf(struct vmxnet3_rx_queue *rq, u32 ring_idx, 567d1a890faSShreyas Bhatewara int num_to_alloc, struct vmxnet3_adapter *adapter) 568d1a890faSShreyas Bhatewara { 569d1a890faSShreyas Bhatewara int num_allocated = 0; 570d1a890faSShreyas Bhatewara struct vmxnet3_rx_buf_info *rbi_base = rq->buf_info[ring_idx]; 571d1a890faSShreyas Bhatewara struct vmxnet3_cmd_ring *ring = &rq->rx_ring[ring_idx]; 572d1a890faSShreyas Bhatewara u32 val; 573d1a890faSShreyas Bhatewara 5745318d809SShreyas Bhatewara while (num_allocated <= num_to_alloc) { 575d1a890faSShreyas Bhatewara struct vmxnet3_rx_buf_info *rbi; 576d1a890faSShreyas Bhatewara union Vmxnet3_GenericDesc *gd; 577d1a890faSShreyas Bhatewara 578d1a890faSShreyas Bhatewara rbi = rbi_base + ring->next2fill; 579d1a890faSShreyas Bhatewara gd = ring->base + ring->next2fill; 580d1a890faSShreyas Bhatewara 581d1a890faSShreyas Bhatewara if (rbi->buf_type == VMXNET3_RX_BUF_SKB) { 582d1a890faSShreyas Bhatewara if (rbi->skb == NULL) { 583d1a890faSShreyas Bhatewara rbi->skb = dev_alloc_skb(rbi->len + 584d1a890faSShreyas Bhatewara NET_IP_ALIGN); 585d1a890faSShreyas Bhatewara if (unlikely(rbi->skb == NULL)) { 586d1a890faSShreyas Bhatewara rq->stats.rx_buf_alloc_failure++; 587d1a890faSShreyas Bhatewara break; 588d1a890faSShreyas Bhatewara } 589d1a890faSShreyas Bhatewara rbi->skb->dev = adapter->netdev; 590d1a890faSShreyas Bhatewara 591d1a890faSShreyas Bhatewara skb_reserve(rbi->skb, NET_IP_ALIGN); 592d1a890faSShreyas Bhatewara rbi->dma_addr = pci_map_single(adapter->pdev, 593d1a890faSShreyas Bhatewara rbi->skb->data, rbi->len, 594d1a890faSShreyas Bhatewara PCI_DMA_FROMDEVICE); 595d1a890faSShreyas Bhatewara } else { 596d1a890faSShreyas Bhatewara /* rx buffer skipped by the device */ 597d1a890faSShreyas Bhatewara } 598d1a890faSShreyas Bhatewara val = VMXNET3_RXD_BTYPE_HEAD << VMXNET3_RXD_BTYPE_SHIFT; 599d1a890faSShreyas Bhatewara } else { 600d1a890faSShreyas Bhatewara BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_PAGE || 601d1a890faSShreyas Bhatewara rbi->len != PAGE_SIZE); 602d1a890faSShreyas Bhatewara 603d1a890faSShreyas Bhatewara if (rbi->page == NULL) { 604d1a890faSShreyas Bhatewara rbi->page = alloc_page(GFP_ATOMIC); 605d1a890faSShreyas Bhatewara if (unlikely(rbi->page == NULL)) { 606d1a890faSShreyas Bhatewara rq->stats.rx_buf_alloc_failure++; 607d1a890faSShreyas Bhatewara break; 608d1a890faSShreyas Bhatewara } 609d1a890faSShreyas Bhatewara rbi->dma_addr = pci_map_page(adapter->pdev, 610d1a890faSShreyas Bhatewara rbi->page, 0, PAGE_SIZE, 611d1a890faSShreyas Bhatewara PCI_DMA_FROMDEVICE); 612d1a890faSShreyas Bhatewara } else { 613d1a890faSShreyas Bhatewara /* rx buffers skipped by the device */ 614d1a890faSShreyas Bhatewara } 615d1a890faSShreyas Bhatewara val = VMXNET3_RXD_BTYPE_BODY << VMXNET3_RXD_BTYPE_SHIFT; 616d1a890faSShreyas Bhatewara } 617d1a890faSShreyas Bhatewara 618d1a890faSShreyas Bhatewara BUG_ON(rbi->dma_addr == 0); 619115924b6SShreyas Bhatewara gd->rxd.addr = cpu_to_le64(rbi->dma_addr); 6205318d809SShreyas Bhatewara gd->dword[2] = cpu_to_le32((!ring->gen << VMXNET3_RXD_GEN_SHIFT) 621115924b6SShreyas Bhatewara | val | rbi->len); 622d1a890faSShreyas Bhatewara 6235318d809SShreyas Bhatewara /* Fill the last buffer but dont mark it ready, or else the 6245318d809SShreyas Bhatewara * device will think that the queue is full */ 6255318d809SShreyas Bhatewara if (num_allocated == num_to_alloc) 6265318d809SShreyas Bhatewara break; 6275318d809SShreyas Bhatewara 6285318d809SShreyas Bhatewara gd->dword[2] |= cpu_to_le32(ring->gen << VMXNET3_RXD_GEN_SHIFT); 629d1a890faSShreyas Bhatewara num_allocated++; 630d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2fill(ring); 631d1a890faSShreyas Bhatewara } 632d1a890faSShreyas Bhatewara rq->uncommitted[ring_idx] += num_allocated; 633d1a890faSShreyas Bhatewara 634f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 635f6965582SRandy Dunlap "alloc_rx_buf: %d allocated, next2fill %u, next2comp " 636c3ca881fSMasanari Iida "%u, uncommitted %u\n", num_allocated, ring->next2fill, 637d1a890faSShreyas Bhatewara ring->next2comp, rq->uncommitted[ring_idx]); 638d1a890faSShreyas Bhatewara 639d1a890faSShreyas Bhatewara /* so that the device can distinguish a full ring and an empty ring */ 640d1a890faSShreyas Bhatewara BUG_ON(num_allocated != 0 && ring->next2fill == ring->next2comp); 641d1a890faSShreyas Bhatewara 642d1a890faSShreyas Bhatewara return num_allocated; 643d1a890faSShreyas Bhatewara } 644d1a890faSShreyas Bhatewara 645d1a890faSShreyas Bhatewara 646d1a890faSShreyas Bhatewara static void 647d1a890faSShreyas Bhatewara vmxnet3_append_frag(struct sk_buff *skb, struct Vmxnet3_RxCompDesc *rcd, 648d1a890faSShreyas Bhatewara struct vmxnet3_rx_buf_info *rbi) 649d1a890faSShreyas Bhatewara { 650d1a890faSShreyas Bhatewara struct skb_frag_struct *frag = skb_shinfo(skb)->frags + 651d1a890faSShreyas Bhatewara skb_shinfo(skb)->nr_frags; 652d1a890faSShreyas Bhatewara 653d1a890faSShreyas Bhatewara BUG_ON(skb_shinfo(skb)->nr_frags >= MAX_SKB_FRAGS); 654d1a890faSShreyas Bhatewara 6550e0634d2SIan Campbell __skb_frag_set_page(frag, rbi->page); 656d1a890faSShreyas Bhatewara frag->page_offset = 0; 6579e903e08SEric Dumazet skb_frag_size_set(frag, rcd->len); 6589e903e08SEric Dumazet skb->data_len += rcd->len; 6595e6c355cSEric Dumazet skb->truesize += PAGE_SIZE; 660d1a890faSShreyas Bhatewara skb_shinfo(skb)->nr_frags++; 661d1a890faSShreyas Bhatewara } 662d1a890faSShreyas Bhatewara 663d1a890faSShreyas Bhatewara 664d1a890faSShreyas Bhatewara static void 665d1a890faSShreyas Bhatewara vmxnet3_map_pkt(struct sk_buff *skb, struct vmxnet3_tx_ctx *ctx, 666d1a890faSShreyas Bhatewara struct vmxnet3_tx_queue *tq, struct pci_dev *pdev, 667d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 668d1a890faSShreyas Bhatewara { 669d1a890faSShreyas Bhatewara u32 dw2, len; 670d1a890faSShreyas Bhatewara unsigned long buf_offset; 671d1a890faSShreyas Bhatewara int i; 672d1a890faSShreyas Bhatewara union Vmxnet3_GenericDesc *gdesc; 673d1a890faSShreyas Bhatewara struct vmxnet3_tx_buf_info *tbi = NULL; 674d1a890faSShreyas Bhatewara 675d1a890faSShreyas Bhatewara BUG_ON(ctx->copy_size > skb_headlen(skb)); 676d1a890faSShreyas Bhatewara 677d1a890faSShreyas Bhatewara /* use the previous gen bit for the SOP desc */ 678d1a890faSShreyas Bhatewara dw2 = (tq->tx_ring.gen ^ 0x1) << VMXNET3_TXD_GEN_SHIFT; 679d1a890faSShreyas Bhatewara 680d1a890faSShreyas Bhatewara ctx->sop_txd = tq->tx_ring.base + tq->tx_ring.next2fill; 681d1a890faSShreyas Bhatewara gdesc = ctx->sop_txd; /* both loops below can be skipped */ 682d1a890faSShreyas Bhatewara 683d1a890faSShreyas Bhatewara /* no need to map the buffer if headers are copied */ 684d1a890faSShreyas Bhatewara if (ctx->copy_size) { 685115924b6SShreyas Bhatewara ctx->sop_txd->txd.addr = cpu_to_le64(tq->data_ring.basePA + 686d1a890faSShreyas Bhatewara tq->tx_ring.next2fill * 687115924b6SShreyas Bhatewara sizeof(struct Vmxnet3_TxDataDesc)); 688115924b6SShreyas Bhatewara ctx->sop_txd->dword[2] = cpu_to_le32(dw2 | ctx->copy_size); 689d1a890faSShreyas Bhatewara ctx->sop_txd->dword[3] = 0; 690d1a890faSShreyas Bhatewara 691d1a890faSShreyas Bhatewara tbi = tq->buf_info + tq->tx_ring.next2fill; 692d1a890faSShreyas Bhatewara tbi->map_type = VMXNET3_MAP_NONE; 693d1a890faSShreyas Bhatewara 694f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 695f6965582SRandy Dunlap "txd[%u]: 0x%Lx 0x%x 0x%x\n", 696115924b6SShreyas Bhatewara tq->tx_ring.next2fill, 697115924b6SShreyas Bhatewara le64_to_cpu(ctx->sop_txd->txd.addr), 698d1a890faSShreyas Bhatewara ctx->sop_txd->dword[2], ctx->sop_txd->dword[3]); 699d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring); 700d1a890faSShreyas Bhatewara 701d1a890faSShreyas Bhatewara /* use the right gen for non-SOP desc */ 702d1a890faSShreyas Bhatewara dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT; 703d1a890faSShreyas Bhatewara } 704d1a890faSShreyas Bhatewara 705d1a890faSShreyas Bhatewara /* linear part can use multiple tx desc if it's big */ 706d1a890faSShreyas Bhatewara len = skb_headlen(skb) - ctx->copy_size; 707d1a890faSShreyas Bhatewara buf_offset = ctx->copy_size; 708d1a890faSShreyas Bhatewara while (len) { 709d1a890faSShreyas Bhatewara u32 buf_size; 710d1a890faSShreyas Bhatewara 7111f4b1612SBhavesh Davda if (len < VMXNET3_MAX_TX_BUF_SIZE) { 7121f4b1612SBhavesh Davda buf_size = len; 7131f4b1612SBhavesh Davda dw2 |= len; 7141f4b1612SBhavesh Davda } else { 7151f4b1612SBhavesh Davda buf_size = VMXNET3_MAX_TX_BUF_SIZE; 7161f4b1612SBhavesh Davda /* spec says that for TxDesc.len, 0 == 2^14 */ 7171f4b1612SBhavesh Davda } 718d1a890faSShreyas Bhatewara 719d1a890faSShreyas Bhatewara tbi = tq->buf_info + tq->tx_ring.next2fill; 720d1a890faSShreyas Bhatewara tbi->map_type = VMXNET3_MAP_SINGLE; 721d1a890faSShreyas Bhatewara tbi->dma_addr = pci_map_single(adapter->pdev, 722d1a890faSShreyas Bhatewara skb->data + buf_offset, buf_size, 723d1a890faSShreyas Bhatewara PCI_DMA_TODEVICE); 724d1a890faSShreyas Bhatewara 7251f4b1612SBhavesh Davda tbi->len = buf_size; 726d1a890faSShreyas Bhatewara 727d1a890faSShreyas Bhatewara gdesc = tq->tx_ring.base + tq->tx_ring.next2fill; 728d1a890faSShreyas Bhatewara BUG_ON(gdesc->txd.gen == tq->tx_ring.gen); 729d1a890faSShreyas Bhatewara 730115924b6SShreyas Bhatewara gdesc->txd.addr = cpu_to_le64(tbi->dma_addr); 7311f4b1612SBhavesh Davda gdesc->dword[2] = cpu_to_le32(dw2); 732d1a890faSShreyas Bhatewara gdesc->dword[3] = 0; 733d1a890faSShreyas Bhatewara 734f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 735f6965582SRandy Dunlap "txd[%u]: 0x%Lx 0x%x 0x%x\n", 736115924b6SShreyas Bhatewara tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr), 737115924b6SShreyas Bhatewara le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]); 738d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring); 739d1a890faSShreyas Bhatewara dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT; 740d1a890faSShreyas Bhatewara 741d1a890faSShreyas Bhatewara len -= buf_size; 742d1a890faSShreyas Bhatewara buf_offset += buf_size; 743d1a890faSShreyas Bhatewara } 744d1a890faSShreyas Bhatewara 745d1a890faSShreyas Bhatewara for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { 7469e903e08SEric Dumazet const struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i]; 747d1a890faSShreyas Bhatewara 748d1a890faSShreyas Bhatewara tbi = tq->buf_info + tq->tx_ring.next2fill; 749d1a890faSShreyas Bhatewara tbi->map_type = VMXNET3_MAP_PAGE; 7500e0634d2SIan Campbell tbi->dma_addr = skb_frag_dma_map(&adapter->pdev->dev, frag, 7519e903e08SEric Dumazet 0, skb_frag_size(frag), 7525d6bcdfeSIan Campbell DMA_TO_DEVICE); 753d1a890faSShreyas Bhatewara 7549e903e08SEric Dumazet tbi->len = skb_frag_size(frag); 755d1a890faSShreyas Bhatewara 756d1a890faSShreyas Bhatewara gdesc = tq->tx_ring.base + tq->tx_ring.next2fill; 757d1a890faSShreyas Bhatewara BUG_ON(gdesc->txd.gen == tq->tx_ring.gen); 758d1a890faSShreyas Bhatewara 759115924b6SShreyas Bhatewara gdesc->txd.addr = cpu_to_le64(tbi->dma_addr); 7609e903e08SEric Dumazet gdesc->dword[2] = cpu_to_le32(dw2 | skb_frag_size(frag)); 761d1a890faSShreyas Bhatewara gdesc->dword[3] = 0; 762d1a890faSShreyas Bhatewara 763f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 764f6965582SRandy Dunlap "txd[%u]: 0x%llu %u %u\n", 765115924b6SShreyas Bhatewara tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr), 766115924b6SShreyas Bhatewara le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]); 767d1a890faSShreyas Bhatewara vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring); 768d1a890faSShreyas Bhatewara dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT; 769d1a890faSShreyas Bhatewara } 770d1a890faSShreyas Bhatewara 771d1a890faSShreyas Bhatewara ctx->eop_txd = gdesc; 772d1a890faSShreyas Bhatewara 773d1a890faSShreyas Bhatewara /* set the last buf_info for the pkt */ 774d1a890faSShreyas Bhatewara tbi->skb = skb; 775d1a890faSShreyas Bhatewara tbi->sop_idx = ctx->sop_txd - tq->tx_ring.base; 776d1a890faSShreyas Bhatewara } 777d1a890faSShreyas Bhatewara 778d1a890faSShreyas Bhatewara 77909c5088eSShreyas Bhatewara /* Init all tx queues */ 78009c5088eSShreyas Bhatewara static void 78109c5088eSShreyas Bhatewara vmxnet3_tq_init_all(struct vmxnet3_adapter *adapter) 78209c5088eSShreyas Bhatewara { 78309c5088eSShreyas Bhatewara int i; 78409c5088eSShreyas Bhatewara 78509c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 78609c5088eSShreyas Bhatewara vmxnet3_tq_init(&adapter->tx_queue[i], adapter); 78709c5088eSShreyas Bhatewara } 78809c5088eSShreyas Bhatewara 78909c5088eSShreyas Bhatewara 790d1a890faSShreyas Bhatewara /* 791d1a890faSShreyas Bhatewara * parse and copy relevant protocol headers: 792d1a890faSShreyas Bhatewara * For a tso pkt, relevant headers are L2/3/4 including options 793d1a890faSShreyas Bhatewara * For a pkt requesting csum offloading, they are L2/3 and may include L4 794d1a890faSShreyas Bhatewara * if it's a TCP/UDP pkt 795d1a890faSShreyas Bhatewara * 796d1a890faSShreyas Bhatewara * Returns: 797d1a890faSShreyas Bhatewara * -1: error happens during parsing 798d1a890faSShreyas Bhatewara * 0: protocol headers parsed, but too big to be copied 799d1a890faSShreyas Bhatewara * 1: protocol headers parsed and copied 800d1a890faSShreyas Bhatewara * 801d1a890faSShreyas Bhatewara * Other effects: 802d1a890faSShreyas Bhatewara * 1. related *ctx fields are updated. 803d1a890faSShreyas Bhatewara * 2. ctx->copy_size is # of bytes copied 804d1a890faSShreyas Bhatewara * 3. the portion copied is guaranteed to be in the linear part 805d1a890faSShreyas Bhatewara * 806d1a890faSShreyas Bhatewara */ 807d1a890faSShreyas Bhatewara static int 808d1a890faSShreyas Bhatewara vmxnet3_parse_and_copy_hdr(struct sk_buff *skb, struct vmxnet3_tx_queue *tq, 809d1a890faSShreyas Bhatewara struct vmxnet3_tx_ctx *ctx, 810d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 811d1a890faSShreyas Bhatewara { 812d1a890faSShreyas Bhatewara struct Vmxnet3_TxDataDesc *tdd; 813d1a890faSShreyas Bhatewara 8140d0b1672SMichał Mirosław if (ctx->mss) { /* TSO */ 815d1a890faSShreyas Bhatewara ctx->eth_ip_hdr_size = skb_transport_offset(skb); 8168bca5d1eSEric Dumazet ctx->l4_hdr_size = tcp_hdrlen(skb); 817d1a890faSShreyas Bhatewara ctx->copy_size = ctx->eth_ip_hdr_size + ctx->l4_hdr_size; 818d1a890faSShreyas Bhatewara } else { 819d1a890faSShreyas Bhatewara if (skb->ip_summed == CHECKSUM_PARTIAL) { 8200d0b1672SMichał Mirosław ctx->eth_ip_hdr_size = skb_checksum_start_offset(skb); 821d1a890faSShreyas Bhatewara 822d1a890faSShreyas Bhatewara if (ctx->ipv4) { 8238bca5d1eSEric Dumazet const struct iphdr *iph = ip_hdr(skb); 8248bca5d1eSEric Dumazet 82539d4a96fSShreyas Bhatewara if (iph->protocol == IPPROTO_TCP) 8268bca5d1eSEric Dumazet ctx->l4_hdr_size = tcp_hdrlen(skb); 82739d4a96fSShreyas Bhatewara else if (iph->protocol == IPPROTO_UDP) 82839d4a96fSShreyas Bhatewara /* 82939d4a96fSShreyas Bhatewara * Use tcp header size so that bytes to 83039d4a96fSShreyas Bhatewara * be copied are more than required by 83139d4a96fSShreyas Bhatewara * the device. 83239d4a96fSShreyas Bhatewara */ 8338bca5d1eSEric Dumazet ctx->l4_hdr_size = sizeof(struct tcphdr); 83439d4a96fSShreyas Bhatewara else 835d1a890faSShreyas Bhatewara ctx->l4_hdr_size = 0; 836d1a890faSShreyas Bhatewara } else { 837d1a890faSShreyas Bhatewara /* for simplicity, don't copy L4 headers */ 838d1a890faSShreyas Bhatewara ctx->l4_hdr_size = 0; 839d1a890faSShreyas Bhatewara } 840b203262dSNeil Horman ctx->copy_size = min(ctx->eth_ip_hdr_size + 841b203262dSNeil Horman ctx->l4_hdr_size, skb->len); 842d1a890faSShreyas Bhatewara } else { 843d1a890faSShreyas Bhatewara ctx->eth_ip_hdr_size = 0; 844d1a890faSShreyas Bhatewara ctx->l4_hdr_size = 0; 845d1a890faSShreyas Bhatewara /* copy as much as allowed */ 846d1a890faSShreyas Bhatewara ctx->copy_size = min((unsigned int)VMXNET3_HDR_COPY_SIZE 847d1a890faSShreyas Bhatewara , skb_headlen(skb)); 848d1a890faSShreyas Bhatewara } 849d1a890faSShreyas Bhatewara 850d1a890faSShreyas Bhatewara /* make sure headers are accessible directly */ 851d1a890faSShreyas Bhatewara if (unlikely(!pskb_may_pull(skb, ctx->copy_size))) 852d1a890faSShreyas Bhatewara goto err; 853d1a890faSShreyas Bhatewara } 854d1a890faSShreyas Bhatewara 855d1a890faSShreyas Bhatewara if (unlikely(ctx->copy_size > VMXNET3_HDR_COPY_SIZE)) { 856d1a890faSShreyas Bhatewara tq->stats.oversized_hdr++; 857d1a890faSShreyas Bhatewara ctx->copy_size = 0; 858d1a890faSShreyas Bhatewara return 0; 859d1a890faSShreyas Bhatewara } 860d1a890faSShreyas Bhatewara 861d1a890faSShreyas Bhatewara tdd = tq->data_ring.base + tq->tx_ring.next2fill; 862d1a890faSShreyas Bhatewara 863d1a890faSShreyas Bhatewara memcpy(tdd->data, skb->data, ctx->copy_size); 864f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 865f6965582SRandy Dunlap "copy %u bytes to dataRing[%u]\n", 866d1a890faSShreyas Bhatewara ctx->copy_size, tq->tx_ring.next2fill); 867d1a890faSShreyas Bhatewara return 1; 868d1a890faSShreyas Bhatewara 869d1a890faSShreyas Bhatewara err: 870d1a890faSShreyas Bhatewara return -1; 871d1a890faSShreyas Bhatewara } 872d1a890faSShreyas Bhatewara 873d1a890faSShreyas Bhatewara 874d1a890faSShreyas Bhatewara static void 875d1a890faSShreyas Bhatewara vmxnet3_prepare_tso(struct sk_buff *skb, 876d1a890faSShreyas Bhatewara struct vmxnet3_tx_ctx *ctx) 877d1a890faSShreyas Bhatewara { 8788bca5d1eSEric Dumazet struct tcphdr *tcph = tcp_hdr(skb); 8798bca5d1eSEric Dumazet 880d1a890faSShreyas Bhatewara if (ctx->ipv4) { 8818bca5d1eSEric Dumazet struct iphdr *iph = ip_hdr(skb); 8828bca5d1eSEric Dumazet 883d1a890faSShreyas Bhatewara iph->check = 0; 884d1a890faSShreyas Bhatewara tcph->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr, 0, 885d1a890faSShreyas Bhatewara IPPROTO_TCP, 0); 886d1a890faSShreyas Bhatewara } else { 8878bca5d1eSEric Dumazet struct ipv6hdr *iph = ipv6_hdr(skb); 8888bca5d1eSEric Dumazet 889d1a890faSShreyas Bhatewara tcph->check = ~csum_ipv6_magic(&iph->saddr, &iph->daddr, 0, 890d1a890faSShreyas Bhatewara IPPROTO_TCP, 0); 891d1a890faSShreyas Bhatewara } 892d1a890faSShreyas Bhatewara } 893d1a890faSShreyas Bhatewara 894d1a890faSShreyas Bhatewara 895d1a890faSShreyas Bhatewara /* 896d1a890faSShreyas Bhatewara * Transmits a pkt thru a given tq 897d1a890faSShreyas Bhatewara * Returns: 898d1a890faSShreyas Bhatewara * NETDEV_TX_OK: descriptors are setup successfully 89925985edcSLucas De Marchi * NETDEV_TX_OK: error occurred, the pkt is dropped 900d1a890faSShreyas Bhatewara * NETDEV_TX_BUSY: tx ring is full, queue is stopped 901d1a890faSShreyas Bhatewara * 902d1a890faSShreyas Bhatewara * Side-effects: 903d1a890faSShreyas Bhatewara * 1. tx ring may be changed 904d1a890faSShreyas Bhatewara * 2. tq stats may be updated accordingly 905d1a890faSShreyas Bhatewara * 3. shared->txNumDeferred may be updated 906d1a890faSShreyas Bhatewara */ 907d1a890faSShreyas Bhatewara 908d1a890faSShreyas Bhatewara static int 909d1a890faSShreyas Bhatewara vmxnet3_tq_xmit(struct sk_buff *skb, struct vmxnet3_tx_queue *tq, 910d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter, struct net_device *netdev) 911d1a890faSShreyas Bhatewara { 912d1a890faSShreyas Bhatewara int ret; 913d1a890faSShreyas Bhatewara u32 count; 914d1a890faSShreyas Bhatewara unsigned long flags; 915d1a890faSShreyas Bhatewara struct vmxnet3_tx_ctx ctx; 916d1a890faSShreyas Bhatewara union Vmxnet3_GenericDesc *gdesc; 917115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 918115924b6SShreyas Bhatewara /* Use temporary descriptor to avoid touching bits multiple times */ 919115924b6SShreyas Bhatewara union Vmxnet3_GenericDesc tempTxDesc; 920115924b6SShreyas Bhatewara #endif 921d1a890faSShreyas Bhatewara 922d1a890faSShreyas Bhatewara /* conservatively estimate # of descriptors to use */ 923d1a890faSShreyas Bhatewara count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) + 924d1a890faSShreyas Bhatewara skb_shinfo(skb)->nr_frags + 1; 925d1a890faSShreyas Bhatewara 92672e85c45SJesse Gross ctx.ipv4 = (vlan_get_protocol(skb) == cpu_to_be16(ETH_P_IP)); 927d1a890faSShreyas Bhatewara 928d1a890faSShreyas Bhatewara ctx.mss = skb_shinfo(skb)->gso_size; 929d1a890faSShreyas Bhatewara if (ctx.mss) { 930d1a890faSShreyas Bhatewara if (skb_header_cloned(skb)) { 931d1a890faSShreyas Bhatewara if (unlikely(pskb_expand_head(skb, 0, 0, 932d1a890faSShreyas Bhatewara GFP_ATOMIC) != 0)) { 933d1a890faSShreyas Bhatewara tq->stats.drop_tso++; 934d1a890faSShreyas Bhatewara goto drop_pkt; 935d1a890faSShreyas Bhatewara } 936d1a890faSShreyas Bhatewara tq->stats.copy_skb_header++; 937d1a890faSShreyas Bhatewara } 938d1a890faSShreyas Bhatewara vmxnet3_prepare_tso(skb, &ctx); 939d1a890faSShreyas Bhatewara } else { 940d1a890faSShreyas Bhatewara if (unlikely(count > VMXNET3_MAX_TXD_PER_PKT)) { 941d1a890faSShreyas Bhatewara 942d1a890faSShreyas Bhatewara /* non-tso pkts must not use more than 943d1a890faSShreyas Bhatewara * VMXNET3_MAX_TXD_PER_PKT entries 944d1a890faSShreyas Bhatewara */ 945d1a890faSShreyas Bhatewara if (skb_linearize(skb) != 0) { 946d1a890faSShreyas Bhatewara tq->stats.drop_too_many_frags++; 947d1a890faSShreyas Bhatewara goto drop_pkt; 948d1a890faSShreyas Bhatewara } 949d1a890faSShreyas Bhatewara tq->stats.linearized++; 950d1a890faSShreyas Bhatewara 951d1a890faSShreyas Bhatewara /* recalculate the # of descriptors to use */ 952d1a890faSShreyas Bhatewara count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) + 1; 953d1a890faSShreyas Bhatewara } 954d1a890faSShreyas Bhatewara } 955d1a890faSShreyas Bhatewara 95609c5088eSShreyas Bhatewara spin_lock_irqsave(&tq->tx_lock, flags); 95709c5088eSShreyas Bhatewara 95809c5088eSShreyas Bhatewara if (count > vmxnet3_cmd_ring_desc_avail(&tq->tx_ring)) { 95909c5088eSShreyas Bhatewara tq->stats.tx_ring_full++; 96009c5088eSShreyas Bhatewara dev_dbg(&adapter->netdev->dev, 96109c5088eSShreyas Bhatewara "tx queue stopped on %s, next2comp %u" 96209c5088eSShreyas Bhatewara " next2fill %u\n", adapter->netdev->name, 96309c5088eSShreyas Bhatewara tq->tx_ring.next2comp, tq->tx_ring.next2fill); 96409c5088eSShreyas Bhatewara 96509c5088eSShreyas Bhatewara vmxnet3_tq_stop(tq, adapter); 96609c5088eSShreyas Bhatewara spin_unlock_irqrestore(&tq->tx_lock, flags); 96709c5088eSShreyas Bhatewara return NETDEV_TX_BUSY; 96809c5088eSShreyas Bhatewara } 96909c5088eSShreyas Bhatewara 97009c5088eSShreyas Bhatewara 971d1a890faSShreyas Bhatewara ret = vmxnet3_parse_and_copy_hdr(skb, tq, &ctx, adapter); 972d1a890faSShreyas Bhatewara if (ret >= 0) { 973d1a890faSShreyas Bhatewara BUG_ON(ret <= 0 && ctx.copy_size != 0); 974d1a890faSShreyas Bhatewara /* hdrs parsed, check against other limits */ 975d1a890faSShreyas Bhatewara if (ctx.mss) { 976d1a890faSShreyas Bhatewara if (unlikely(ctx.eth_ip_hdr_size + ctx.l4_hdr_size > 977d1a890faSShreyas Bhatewara VMXNET3_MAX_TX_BUF_SIZE)) { 978d1a890faSShreyas Bhatewara goto hdr_too_big; 979d1a890faSShreyas Bhatewara } 980d1a890faSShreyas Bhatewara } else { 981d1a890faSShreyas Bhatewara if (skb->ip_summed == CHECKSUM_PARTIAL) { 982d1a890faSShreyas Bhatewara if (unlikely(ctx.eth_ip_hdr_size + 983d1a890faSShreyas Bhatewara skb->csum_offset > 984d1a890faSShreyas Bhatewara VMXNET3_MAX_CSUM_OFFSET)) { 985d1a890faSShreyas Bhatewara goto hdr_too_big; 986d1a890faSShreyas Bhatewara } 987d1a890faSShreyas Bhatewara } 988d1a890faSShreyas Bhatewara } 989d1a890faSShreyas Bhatewara } else { 990d1a890faSShreyas Bhatewara tq->stats.drop_hdr_inspect_err++; 991f955e141SDan Carpenter goto unlock_drop_pkt; 992d1a890faSShreyas Bhatewara } 993d1a890faSShreyas Bhatewara 994d1a890faSShreyas Bhatewara /* fill tx descs related to addr & len */ 995d1a890faSShreyas Bhatewara vmxnet3_map_pkt(skb, &ctx, tq, adapter->pdev, adapter); 996d1a890faSShreyas Bhatewara 997d1a890faSShreyas Bhatewara /* setup the EOP desc */ 998115924b6SShreyas Bhatewara ctx.eop_txd->dword[3] = cpu_to_le32(VMXNET3_TXD_CQ | VMXNET3_TXD_EOP); 999d1a890faSShreyas Bhatewara 1000d1a890faSShreyas Bhatewara /* setup the SOP desc */ 1001115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 1002115924b6SShreyas Bhatewara gdesc = &tempTxDesc; 1003115924b6SShreyas Bhatewara gdesc->dword[2] = ctx.sop_txd->dword[2]; 1004115924b6SShreyas Bhatewara gdesc->dword[3] = ctx.sop_txd->dword[3]; 1005115924b6SShreyas Bhatewara #else 1006d1a890faSShreyas Bhatewara gdesc = ctx.sop_txd; 1007115924b6SShreyas Bhatewara #endif 1008d1a890faSShreyas Bhatewara if (ctx.mss) { 1009d1a890faSShreyas Bhatewara gdesc->txd.hlen = ctx.eth_ip_hdr_size + ctx.l4_hdr_size; 1010d1a890faSShreyas Bhatewara gdesc->txd.om = VMXNET3_OM_TSO; 1011d1a890faSShreyas Bhatewara gdesc->txd.msscof = ctx.mss; 1012115924b6SShreyas Bhatewara le32_add_cpu(&tq->shared->txNumDeferred, (skb->len - 1013115924b6SShreyas Bhatewara gdesc->txd.hlen + ctx.mss - 1) / ctx.mss); 1014d1a890faSShreyas Bhatewara } else { 1015d1a890faSShreyas Bhatewara if (skb->ip_summed == CHECKSUM_PARTIAL) { 1016d1a890faSShreyas Bhatewara gdesc->txd.hlen = ctx.eth_ip_hdr_size; 1017d1a890faSShreyas Bhatewara gdesc->txd.om = VMXNET3_OM_CSUM; 1018d1a890faSShreyas Bhatewara gdesc->txd.msscof = ctx.eth_ip_hdr_size + 1019d1a890faSShreyas Bhatewara skb->csum_offset; 1020d1a890faSShreyas Bhatewara } else { 1021d1a890faSShreyas Bhatewara gdesc->txd.om = 0; 1022d1a890faSShreyas Bhatewara gdesc->txd.msscof = 0; 1023d1a890faSShreyas Bhatewara } 1024115924b6SShreyas Bhatewara le32_add_cpu(&tq->shared->txNumDeferred, 1); 1025d1a890faSShreyas Bhatewara } 1026d1a890faSShreyas Bhatewara 1027d1a890faSShreyas Bhatewara if (vlan_tx_tag_present(skb)) { 1028d1a890faSShreyas Bhatewara gdesc->txd.ti = 1; 1029d1a890faSShreyas Bhatewara gdesc->txd.tci = vlan_tx_tag_get(skb); 1030d1a890faSShreyas Bhatewara } 1031d1a890faSShreyas Bhatewara 1032115924b6SShreyas Bhatewara /* finally flips the GEN bit of the SOP desc. */ 1033115924b6SShreyas Bhatewara gdesc->dword[2] = cpu_to_le32(le32_to_cpu(gdesc->dword[2]) ^ 1034115924b6SShreyas Bhatewara VMXNET3_TXD_GEN); 1035115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 1036115924b6SShreyas Bhatewara /* Finished updating in bitfields of Tx Desc, so write them in original 1037115924b6SShreyas Bhatewara * place. 1038115924b6SShreyas Bhatewara */ 1039115924b6SShreyas Bhatewara vmxnet3_TxDescToLe((struct Vmxnet3_TxDesc *)gdesc, 1040115924b6SShreyas Bhatewara (struct Vmxnet3_TxDesc *)ctx.sop_txd); 1041115924b6SShreyas Bhatewara gdesc = ctx.sop_txd; 1042115924b6SShreyas Bhatewara #endif 1043f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 1044f6965582SRandy Dunlap "txd[%u]: SOP 0x%Lx 0x%x 0x%x\n", 1045d1a890faSShreyas Bhatewara (u32)((union Vmxnet3_GenericDesc *)ctx.sop_txd - 1046115924b6SShreyas Bhatewara tq->tx_ring.base), le64_to_cpu(gdesc->txd.addr), 1047115924b6SShreyas Bhatewara le32_to_cpu(gdesc->dword[2]), le32_to_cpu(gdesc->dword[3])); 1048d1a890faSShreyas Bhatewara 1049d1a890faSShreyas Bhatewara spin_unlock_irqrestore(&tq->tx_lock, flags); 1050d1a890faSShreyas Bhatewara 1051115924b6SShreyas Bhatewara if (le32_to_cpu(tq->shared->txNumDeferred) >= 1052115924b6SShreyas Bhatewara le32_to_cpu(tq->shared->txThreshold)) { 1053d1a890faSShreyas Bhatewara tq->shared->txNumDeferred = 0; 105409c5088eSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, 105509c5088eSShreyas Bhatewara VMXNET3_REG_TXPROD + tq->qid * 8, 1056d1a890faSShreyas Bhatewara tq->tx_ring.next2fill); 1057d1a890faSShreyas Bhatewara } 1058d1a890faSShreyas Bhatewara 1059d1a890faSShreyas Bhatewara return NETDEV_TX_OK; 1060d1a890faSShreyas Bhatewara 1061d1a890faSShreyas Bhatewara hdr_too_big: 1062d1a890faSShreyas Bhatewara tq->stats.drop_oversized_hdr++; 1063f955e141SDan Carpenter unlock_drop_pkt: 1064f955e141SDan Carpenter spin_unlock_irqrestore(&tq->tx_lock, flags); 1065d1a890faSShreyas Bhatewara drop_pkt: 1066d1a890faSShreyas Bhatewara tq->stats.drop_total++; 1067d1a890faSShreyas Bhatewara dev_kfree_skb(skb); 1068d1a890faSShreyas Bhatewara return NETDEV_TX_OK; 1069d1a890faSShreyas Bhatewara } 1070d1a890faSShreyas Bhatewara 1071d1a890faSShreyas Bhatewara 1072d1a890faSShreyas Bhatewara static netdev_tx_t 1073d1a890faSShreyas Bhatewara vmxnet3_xmit_frame(struct sk_buff *skb, struct net_device *netdev) 1074d1a890faSShreyas Bhatewara { 1075d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 1076d1a890faSShreyas Bhatewara 107709c5088eSShreyas Bhatewara BUG_ON(skb->queue_mapping > adapter->num_tx_queues); 107809c5088eSShreyas Bhatewara return vmxnet3_tq_xmit(skb, 107909c5088eSShreyas Bhatewara &adapter->tx_queue[skb->queue_mapping], 108009c5088eSShreyas Bhatewara adapter, netdev); 1081d1a890faSShreyas Bhatewara } 1082d1a890faSShreyas Bhatewara 1083d1a890faSShreyas Bhatewara 1084d1a890faSShreyas Bhatewara static void 1085d1a890faSShreyas Bhatewara vmxnet3_rx_csum(struct vmxnet3_adapter *adapter, 1086d1a890faSShreyas Bhatewara struct sk_buff *skb, 1087d1a890faSShreyas Bhatewara union Vmxnet3_GenericDesc *gdesc) 1088d1a890faSShreyas Bhatewara { 1089a0d2730cSMichał Mirosław if (!gdesc->rcd.cnc && adapter->netdev->features & NETIF_F_RXCSUM) { 1090d1a890faSShreyas Bhatewara /* typical case: TCP/UDP over IP and both csums are correct */ 1091115924b6SShreyas Bhatewara if ((le32_to_cpu(gdesc->dword[3]) & VMXNET3_RCD_CSUM_OK) == 1092d1a890faSShreyas Bhatewara VMXNET3_RCD_CSUM_OK) { 1093d1a890faSShreyas Bhatewara skb->ip_summed = CHECKSUM_UNNECESSARY; 1094d1a890faSShreyas Bhatewara BUG_ON(!(gdesc->rcd.tcp || gdesc->rcd.udp)); 1095d1a890faSShreyas Bhatewara BUG_ON(!(gdesc->rcd.v4 || gdesc->rcd.v6)); 1096d1a890faSShreyas Bhatewara BUG_ON(gdesc->rcd.frg); 1097d1a890faSShreyas Bhatewara } else { 1098d1a890faSShreyas Bhatewara if (gdesc->rcd.csum) { 1099d1a890faSShreyas Bhatewara skb->csum = htons(gdesc->rcd.csum); 1100d1a890faSShreyas Bhatewara skb->ip_summed = CHECKSUM_PARTIAL; 1101d1a890faSShreyas Bhatewara } else { 1102bc8acf2cSEric Dumazet skb_checksum_none_assert(skb); 1103d1a890faSShreyas Bhatewara } 1104d1a890faSShreyas Bhatewara } 1105d1a890faSShreyas Bhatewara } else { 1106bc8acf2cSEric Dumazet skb_checksum_none_assert(skb); 1107d1a890faSShreyas Bhatewara } 1108d1a890faSShreyas Bhatewara } 1109d1a890faSShreyas Bhatewara 1110d1a890faSShreyas Bhatewara 1111d1a890faSShreyas Bhatewara static void 1112d1a890faSShreyas Bhatewara vmxnet3_rx_error(struct vmxnet3_rx_queue *rq, struct Vmxnet3_RxCompDesc *rcd, 1113d1a890faSShreyas Bhatewara struct vmxnet3_rx_ctx *ctx, struct vmxnet3_adapter *adapter) 1114d1a890faSShreyas Bhatewara { 1115d1a890faSShreyas Bhatewara rq->stats.drop_err++; 1116d1a890faSShreyas Bhatewara if (!rcd->fcs) 1117d1a890faSShreyas Bhatewara rq->stats.drop_fcs++; 1118d1a890faSShreyas Bhatewara 1119d1a890faSShreyas Bhatewara rq->stats.drop_total++; 1120d1a890faSShreyas Bhatewara 1121d1a890faSShreyas Bhatewara /* 1122d1a890faSShreyas Bhatewara * We do not unmap and chain the rx buffer to the skb. 1123d1a890faSShreyas Bhatewara * We basically pretend this buffer is not used and will be recycled 1124d1a890faSShreyas Bhatewara * by vmxnet3_rq_alloc_rx_buf() 1125d1a890faSShreyas Bhatewara */ 1126d1a890faSShreyas Bhatewara 1127d1a890faSShreyas Bhatewara /* 1128d1a890faSShreyas Bhatewara * ctx->skb may be NULL if this is the first and the only one 1129d1a890faSShreyas Bhatewara * desc for the pkt 1130d1a890faSShreyas Bhatewara */ 1131d1a890faSShreyas Bhatewara if (ctx->skb) 1132d1a890faSShreyas Bhatewara dev_kfree_skb_irq(ctx->skb); 1133d1a890faSShreyas Bhatewara 1134d1a890faSShreyas Bhatewara ctx->skb = NULL; 1135d1a890faSShreyas Bhatewara } 1136d1a890faSShreyas Bhatewara 1137d1a890faSShreyas Bhatewara 1138d1a890faSShreyas Bhatewara static int 1139d1a890faSShreyas Bhatewara vmxnet3_rq_rx_complete(struct vmxnet3_rx_queue *rq, 1140d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter, int quota) 1141d1a890faSShreyas Bhatewara { 1142215faf9cSJoe Perches static const u32 rxprod_reg[2] = { 1143215faf9cSJoe Perches VMXNET3_REG_RXPROD, VMXNET3_REG_RXPROD2 1144215faf9cSJoe Perches }; 1145d1a890faSShreyas Bhatewara u32 num_rxd = 0; 11465318d809SShreyas Bhatewara bool skip_page_frags = false; 1147d1a890faSShreyas Bhatewara struct Vmxnet3_RxCompDesc *rcd; 1148d1a890faSShreyas Bhatewara struct vmxnet3_rx_ctx *ctx = &rq->rx_ctx; 1149115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 1150115924b6SShreyas Bhatewara struct Vmxnet3_RxDesc rxCmdDesc; 1151115924b6SShreyas Bhatewara struct Vmxnet3_RxCompDesc rxComp; 1152115924b6SShreyas Bhatewara #endif 1153115924b6SShreyas Bhatewara vmxnet3_getRxComp(rcd, &rq->comp_ring.base[rq->comp_ring.next2proc].rcd, 1154115924b6SShreyas Bhatewara &rxComp); 1155d1a890faSShreyas Bhatewara while (rcd->gen == rq->comp_ring.gen) { 1156d1a890faSShreyas Bhatewara struct vmxnet3_rx_buf_info *rbi; 11575318d809SShreyas Bhatewara struct sk_buff *skb, *new_skb = NULL; 11585318d809SShreyas Bhatewara struct page *new_page = NULL; 1159d1a890faSShreyas Bhatewara int num_to_alloc; 1160d1a890faSShreyas Bhatewara struct Vmxnet3_RxDesc *rxd; 1161d1a890faSShreyas Bhatewara u32 idx, ring_idx; 11625318d809SShreyas Bhatewara struct vmxnet3_cmd_ring *ring = NULL; 1163d1a890faSShreyas Bhatewara if (num_rxd >= quota) { 1164d1a890faSShreyas Bhatewara /* we may stop even before we see the EOP desc of 1165d1a890faSShreyas Bhatewara * the current pkt 1166d1a890faSShreyas Bhatewara */ 1167d1a890faSShreyas Bhatewara break; 1168d1a890faSShreyas Bhatewara } 1169d1a890faSShreyas Bhatewara num_rxd++; 117009c5088eSShreyas Bhatewara BUG_ON(rcd->rqID != rq->qid && rcd->rqID != rq->qid2); 1171d1a890faSShreyas Bhatewara idx = rcd->rxdIdx; 117209c5088eSShreyas Bhatewara ring_idx = rcd->rqID < adapter->num_rx_queues ? 0 : 1; 11735318d809SShreyas Bhatewara ring = rq->rx_ring + ring_idx; 1174115924b6SShreyas Bhatewara vmxnet3_getRxDesc(rxd, &rq->rx_ring[ring_idx].base[idx].rxd, 1175115924b6SShreyas Bhatewara &rxCmdDesc); 1176d1a890faSShreyas Bhatewara rbi = rq->buf_info[ring_idx] + idx; 1177d1a890faSShreyas Bhatewara 1178115924b6SShreyas Bhatewara BUG_ON(rxd->addr != rbi->dma_addr || 1179115924b6SShreyas Bhatewara rxd->len != rbi->len); 1180d1a890faSShreyas Bhatewara 1181d1a890faSShreyas Bhatewara if (unlikely(rcd->eop && rcd->err)) { 1182d1a890faSShreyas Bhatewara vmxnet3_rx_error(rq, rcd, ctx, adapter); 1183d1a890faSShreyas Bhatewara goto rcd_done; 1184d1a890faSShreyas Bhatewara } 1185d1a890faSShreyas Bhatewara 1186d1a890faSShreyas Bhatewara if (rcd->sop) { /* first buf of the pkt */ 1187d1a890faSShreyas Bhatewara BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_HEAD || 1188d1a890faSShreyas Bhatewara rcd->rqID != rq->qid); 1189d1a890faSShreyas Bhatewara 1190d1a890faSShreyas Bhatewara BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_SKB); 1191d1a890faSShreyas Bhatewara BUG_ON(ctx->skb != NULL || rbi->skb == NULL); 1192d1a890faSShreyas Bhatewara 1193d1a890faSShreyas Bhatewara if (unlikely(rcd->len == 0)) { 1194d1a890faSShreyas Bhatewara /* Pretend the rx buffer is skipped. */ 1195d1a890faSShreyas Bhatewara BUG_ON(!(rcd->sop && rcd->eop)); 1196f6965582SRandy Dunlap dev_dbg(&adapter->netdev->dev, 1197f6965582SRandy Dunlap "rxRing[%u][%u] 0 length\n", 1198d1a890faSShreyas Bhatewara ring_idx, idx); 1199d1a890faSShreyas Bhatewara goto rcd_done; 1200d1a890faSShreyas Bhatewara } 1201d1a890faSShreyas Bhatewara 12025318d809SShreyas Bhatewara skip_page_frags = false; 1203d1a890faSShreyas Bhatewara ctx->skb = rbi->skb; 12045318d809SShreyas Bhatewara new_skb = dev_alloc_skb(rbi->len + NET_IP_ALIGN); 12055318d809SShreyas Bhatewara if (new_skb == NULL) { 12065318d809SShreyas Bhatewara /* Skb allocation failed, do not handover this 12075318d809SShreyas Bhatewara * skb to stack. Reuse it. Drop the existing pkt 12085318d809SShreyas Bhatewara */ 12095318d809SShreyas Bhatewara rq->stats.rx_buf_alloc_failure++; 12105318d809SShreyas Bhatewara ctx->skb = NULL; 12115318d809SShreyas Bhatewara rq->stats.drop_total++; 12125318d809SShreyas Bhatewara skip_page_frags = true; 12135318d809SShreyas Bhatewara goto rcd_done; 12145318d809SShreyas Bhatewara } 1215d1a890faSShreyas Bhatewara 1216d1a890faSShreyas Bhatewara pci_unmap_single(adapter->pdev, rbi->dma_addr, rbi->len, 1217d1a890faSShreyas Bhatewara PCI_DMA_FROMDEVICE); 1218d1a890faSShreyas Bhatewara 1219d1a890faSShreyas Bhatewara skb_put(ctx->skb, rcd->len); 12205318d809SShreyas Bhatewara 12215318d809SShreyas Bhatewara /* Immediate refill */ 12225318d809SShreyas Bhatewara new_skb->dev = adapter->netdev; 12235318d809SShreyas Bhatewara skb_reserve(new_skb, NET_IP_ALIGN); 12245318d809SShreyas Bhatewara rbi->skb = new_skb; 12255318d809SShreyas Bhatewara rbi->dma_addr = pci_map_single(adapter->pdev, 12265318d809SShreyas Bhatewara rbi->skb->data, rbi->len, 12275318d809SShreyas Bhatewara PCI_DMA_FROMDEVICE); 12285318d809SShreyas Bhatewara rxd->addr = cpu_to_le64(rbi->dma_addr); 12295318d809SShreyas Bhatewara rxd->len = rbi->len; 12305318d809SShreyas Bhatewara 1231d1a890faSShreyas Bhatewara } else { 12325318d809SShreyas Bhatewara BUG_ON(ctx->skb == NULL && !skip_page_frags); 12335318d809SShreyas Bhatewara 1234d1a890faSShreyas Bhatewara /* non SOP buffer must be type 1 in most cases */ 12355318d809SShreyas Bhatewara BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_PAGE); 1236d1a890faSShreyas Bhatewara BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_BODY); 1237d1a890faSShreyas Bhatewara 12385318d809SShreyas Bhatewara /* If an sop buffer was dropped, skip all 12395318d809SShreyas Bhatewara * following non-sop fragments. They will be reused. 12405318d809SShreyas Bhatewara */ 12415318d809SShreyas Bhatewara if (skip_page_frags) 12425318d809SShreyas Bhatewara goto rcd_done; 12435318d809SShreyas Bhatewara 12445318d809SShreyas Bhatewara new_page = alloc_page(GFP_ATOMIC); 12455318d809SShreyas Bhatewara if (unlikely(new_page == NULL)) { 12465318d809SShreyas Bhatewara /* Replacement page frag could not be allocated. 12475318d809SShreyas Bhatewara * Reuse this page. Drop the pkt and free the 12485318d809SShreyas Bhatewara * skb which contained this page as a frag. Skip 12495318d809SShreyas Bhatewara * processing all the following non-sop frags. 12505318d809SShreyas Bhatewara */ 12515318d809SShreyas Bhatewara rq->stats.rx_buf_alloc_failure++; 12525318d809SShreyas Bhatewara dev_kfree_skb(ctx->skb); 12535318d809SShreyas Bhatewara ctx->skb = NULL; 12545318d809SShreyas Bhatewara skip_page_frags = true; 12555318d809SShreyas Bhatewara goto rcd_done; 12565318d809SShreyas Bhatewara } 12575318d809SShreyas Bhatewara 1258d1a890faSShreyas Bhatewara if (rcd->len) { 1259d1a890faSShreyas Bhatewara pci_unmap_page(adapter->pdev, 1260d1a890faSShreyas Bhatewara rbi->dma_addr, rbi->len, 1261d1a890faSShreyas Bhatewara PCI_DMA_FROMDEVICE); 1262d1a890faSShreyas Bhatewara 1263d1a890faSShreyas Bhatewara vmxnet3_append_frag(ctx->skb, rcd, rbi); 1264d1a890faSShreyas Bhatewara } 12655318d809SShreyas Bhatewara 12665318d809SShreyas Bhatewara /* Immediate refill */ 12675318d809SShreyas Bhatewara rbi->page = new_page; 12685318d809SShreyas Bhatewara rbi->dma_addr = pci_map_page(adapter->pdev, rbi->page, 12695318d809SShreyas Bhatewara 0, PAGE_SIZE, 12705318d809SShreyas Bhatewara PCI_DMA_FROMDEVICE); 12715318d809SShreyas Bhatewara rxd->addr = cpu_to_le64(rbi->dma_addr); 12725318d809SShreyas Bhatewara rxd->len = rbi->len; 1273d1a890faSShreyas Bhatewara } 12745318d809SShreyas Bhatewara 1275d1a890faSShreyas Bhatewara 1276d1a890faSShreyas Bhatewara skb = ctx->skb; 1277d1a890faSShreyas Bhatewara if (rcd->eop) { 1278d1a890faSShreyas Bhatewara skb->len += skb->data_len; 1279d1a890faSShreyas Bhatewara 1280d1a890faSShreyas Bhatewara vmxnet3_rx_csum(adapter, skb, 1281d1a890faSShreyas Bhatewara (union Vmxnet3_GenericDesc *)rcd); 1282d1a890faSShreyas Bhatewara skb->protocol = eth_type_trans(skb, adapter->netdev); 1283d1a890faSShreyas Bhatewara 128472e85c45SJesse Gross if (unlikely(rcd->ts)) 128572e85c45SJesse Gross __vlan_hwaccel_put_tag(skb, rcd->tci); 128672e85c45SJesse Gross 1287213ade8cSJesse Gross if (adapter->netdev->features & NETIF_F_LRO) 1288d1a890faSShreyas Bhatewara netif_receive_skb(skb); 1289213ade8cSJesse Gross else 1290213ade8cSJesse Gross napi_gro_receive(&rq->napi, skb); 1291d1a890faSShreyas Bhatewara 1292d1a890faSShreyas Bhatewara ctx->skb = NULL; 1293d1a890faSShreyas Bhatewara } 1294d1a890faSShreyas Bhatewara 1295d1a890faSShreyas Bhatewara rcd_done: 12965318d809SShreyas Bhatewara /* device may have skipped some rx descs */ 12975318d809SShreyas Bhatewara ring->next2comp = idx; 12985318d809SShreyas Bhatewara num_to_alloc = vmxnet3_cmd_ring_desc_avail(ring); 12995318d809SShreyas Bhatewara ring = rq->rx_ring + ring_idx; 13005318d809SShreyas Bhatewara while (num_to_alloc) { 13015318d809SShreyas Bhatewara vmxnet3_getRxDesc(rxd, &ring->base[ring->next2fill].rxd, 13025318d809SShreyas Bhatewara &rxCmdDesc); 13035318d809SShreyas Bhatewara BUG_ON(!rxd->addr); 1304d1a890faSShreyas Bhatewara 13055318d809SShreyas Bhatewara /* Recv desc is ready to be used by the device */ 13065318d809SShreyas Bhatewara rxd->gen = ring->gen; 13075318d809SShreyas Bhatewara vmxnet3_cmd_ring_adv_next2fill(ring); 13085318d809SShreyas Bhatewara num_to_alloc--; 13095318d809SShreyas Bhatewara } 1310d1a890faSShreyas Bhatewara 1311d1a890faSShreyas Bhatewara /* if needed, update the register */ 1312d1a890faSShreyas Bhatewara if (unlikely(rq->shared->updateRxProd)) { 1313d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, 1314d1a890faSShreyas Bhatewara rxprod_reg[ring_idx] + rq->qid * 8, 13155318d809SShreyas Bhatewara ring->next2fill); 1316d1a890faSShreyas Bhatewara rq->uncommitted[ring_idx] = 0; 1317d1a890faSShreyas Bhatewara } 1318d1a890faSShreyas Bhatewara 1319d1a890faSShreyas Bhatewara vmxnet3_comp_ring_adv_next2proc(&rq->comp_ring); 1320115924b6SShreyas Bhatewara vmxnet3_getRxComp(rcd, 1321115924b6SShreyas Bhatewara &rq->comp_ring.base[rq->comp_ring.next2proc].rcd, &rxComp); 1322d1a890faSShreyas Bhatewara } 1323d1a890faSShreyas Bhatewara 1324d1a890faSShreyas Bhatewara return num_rxd; 1325d1a890faSShreyas Bhatewara } 1326d1a890faSShreyas Bhatewara 1327d1a890faSShreyas Bhatewara 1328d1a890faSShreyas Bhatewara static void 1329d1a890faSShreyas Bhatewara vmxnet3_rq_cleanup(struct vmxnet3_rx_queue *rq, 1330d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 1331d1a890faSShreyas Bhatewara { 1332d1a890faSShreyas Bhatewara u32 i, ring_idx; 1333d1a890faSShreyas Bhatewara struct Vmxnet3_RxDesc *rxd; 1334d1a890faSShreyas Bhatewara 1335d1a890faSShreyas Bhatewara for (ring_idx = 0; ring_idx < 2; ring_idx++) { 1336d1a890faSShreyas Bhatewara for (i = 0; i < rq->rx_ring[ring_idx].size; i++) { 1337115924b6SShreyas Bhatewara #ifdef __BIG_ENDIAN_BITFIELD 1338115924b6SShreyas Bhatewara struct Vmxnet3_RxDesc rxDesc; 1339115924b6SShreyas Bhatewara #endif 1340115924b6SShreyas Bhatewara vmxnet3_getRxDesc(rxd, 1341115924b6SShreyas Bhatewara &rq->rx_ring[ring_idx].base[i].rxd, &rxDesc); 1342d1a890faSShreyas Bhatewara 1343d1a890faSShreyas Bhatewara if (rxd->btype == VMXNET3_RXD_BTYPE_HEAD && 1344d1a890faSShreyas Bhatewara rq->buf_info[ring_idx][i].skb) { 1345d1a890faSShreyas Bhatewara pci_unmap_single(adapter->pdev, rxd->addr, 1346d1a890faSShreyas Bhatewara rxd->len, PCI_DMA_FROMDEVICE); 1347d1a890faSShreyas Bhatewara dev_kfree_skb(rq->buf_info[ring_idx][i].skb); 1348d1a890faSShreyas Bhatewara rq->buf_info[ring_idx][i].skb = NULL; 1349d1a890faSShreyas Bhatewara } else if (rxd->btype == VMXNET3_RXD_BTYPE_BODY && 1350d1a890faSShreyas Bhatewara rq->buf_info[ring_idx][i].page) { 1351d1a890faSShreyas Bhatewara pci_unmap_page(adapter->pdev, rxd->addr, 1352d1a890faSShreyas Bhatewara rxd->len, PCI_DMA_FROMDEVICE); 1353d1a890faSShreyas Bhatewara put_page(rq->buf_info[ring_idx][i].page); 1354d1a890faSShreyas Bhatewara rq->buf_info[ring_idx][i].page = NULL; 1355d1a890faSShreyas Bhatewara } 1356d1a890faSShreyas Bhatewara } 1357d1a890faSShreyas Bhatewara 1358d1a890faSShreyas Bhatewara rq->rx_ring[ring_idx].gen = VMXNET3_INIT_GEN; 1359d1a890faSShreyas Bhatewara rq->rx_ring[ring_idx].next2fill = 1360d1a890faSShreyas Bhatewara rq->rx_ring[ring_idx].next2comp = 0; 1361d1a890faSShreyas Bhatewara rq->uncommitted[ring_idx] = 0; 1362d1a890faSShreyas Bhatewara } 1363d1a890faSShreyas Bhatewara 1364d1a890faSShreyas Bhatewara rq->comp_ring.gen = VMXNET3_INIT_GEN; 1365d1a890faSShreyas Bhatewara rq->comp_ring.next2proc = 0; 1366d1a890faSShreyas Bhatewara } 1367d1a890faSShreyas Bhatewara 1368d1a890faSShreyas Bhatewara 136909c5088eSShreyas Bhatewara static void 137009c5088eSShreyas Bhatewara vmxnet3_rq_cleanup_all(struct vmxnet3_adapter *adapter) 137109c5088eSShreyas Bhatewara { 137209c5088eSShreyas Bhatewara int i; 137309c5088eSShreyas Bhatewara 137409c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 137509c5088eSShreyas Bhatewara vmxnet3_rq_cleanup(&adapter->rx_queue[i], adapter); 137609c5088eSShreyas Bhatewara } 137709c5088eSShreyas Bhatewara 137809c5088eSShreyas Bhatewara 1379d1a890faSShreyas Bhatewara void vmxnet3_rq_destroy(struct vmxnet3_rx_queue *rq, 1380d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 1381d1a890faSShreyas Bhatewara { 1382d1a890faSShreyas Bhatewara int i; 1383d1a890faSShreyas Bhatewara int j; 1384d1a890faSShreyas Bhatewara 1385d1a890faSShreyas Bhatewara /* all rx buffers must have already been freed */ 1386d1a890faSShreyas Bhatewara for (i = 0; i < 2; i++) { 1387d1a890faSShreyas Bhatewara if (rq->buf_info[i]) { 1388d1a890faSShreyas Bhatewara for (j = 0; j < rq->rx_ring[i].size; j++) 1389d1a890faSShreyas Bhatewara BUG_ON(rq->buf_info[i][j].page != NULL); 1390d1a890faSShreyas Bhatewara } 1391d1a890faSShreyas Bhatewara } 1392d1a890faSShreyas Bhatewara 1393d1a890faSShreyas Bhatewara 1394d1a890faSShreyas Bhatewara kfree(rq->buf_info[0]); 1395d1a890faSShreyas Bhatewara 1396d1a890faSShreyas Bhatewara for (i = 0; i < 2; i++) { 1397d1a890faSShreyas Bhatewara if (rq->rx_ring[i].base) { 1398d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, rq->rx_ring[i].size 1399d1a890faSShreyas Bhatewara * sizeof(struct Vmxnet3_RxDesc), 1400d1a890faSShreyas Bhatewara rq->rx_ring[i].base, 1401d1a890faSShreyas Bhatewara rq->rx_ring[i].basePA); 1402d1a890faSShreyas Bhatewara rq->rx_ring[i].base = NULL; 1403d1a890faSShreyas Bhatewara } 1404d1a890faSShreyas Bhatewara rq->buf_info[i] = NULL; 1405d1a890faSShreyas Bhatewara } 1406d1a890faSShreyas Bhatewara 1407d1a890faSShreyas Bhatewara if (rq->comp_ring.base) { 1408d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, rq->comp_ring.size * 1409d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_RxCompDesc), 1410d1a890faSShreyas Bhatewara rq->comp_ring.base, rq->comp_ring.basePA); 1411d1a890faSShreyas Bhatewara rq->comp_ring.base = NULL; 1412d1a890faSShreyas Bhatewara } 1413d1a890faSShreyas Bhatewara } 1414d1a890faSShreyas Bhatewara 1415d1a890faSShreyas Bhatewara 1416d1a890faSShreyas Bhatewara static int 1417d1a890faSShreyas Bhatewara vmxnet3_rq_init(struct vmxnet3_rx_queue *rq, 1418d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter) 1419d1a890faSShreyas Bhatewara { 1420d1a890faSShreyas Bhatewara int i; 1421d1a890faSShreyas Bhatewara 1422d1a890faSShreyas Bhatewara /* initialize buf_info */ 1423d1a890faSShreyas Bhatewara for (i = 0; i < rq->rx_ring[0].size; i++) { 1424d1a890faSShreyas Bhatewara 1425d1a890faSShreyas Bhatewara /* 1st buf for a pkt is skbuff */ 1426d1a890faSShreyas Bhatewara if (i % adapter->rx_buf_per_pkt == 0) { 1427d1a890faSShreyas Bhatewara rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_SKB; 1428d1a890faSShreyas Bhatewara rq->buf_info[0][i].len = adapter->skb_buf_size; 1429d1a890faSShreyas Bhatewara } else { /* subsequent bufs for a pkt is frag */ 1430d1a890faSShreyas Bhatewara rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_PAGE; 1431d1a890faSShreyas Bhatewara rq->buf_info[0][i].len = PAGE_SIZE; 1432d1a890faSShreyas Bhatewara } 1433d1a890faSShreyas Bhatewara } 1434d1a890faSShreyas Bhatewara for (i = 0; i < rq->rx_ring[1].size; i++) { 1435d1a890faSShreyas Bhatewara rq->buf_info[1][i].buf_type = VMXNET3_RX_BUF_PAGE; 1436d1a890faSShreyas Bhatewara rq->buf_info[1][i].len = PAGE_SIZE; 1437d1a890faSShreyas Bhatewara } 1438d1a890faSShreyas Bhatewara 1439d1a890faSShreyas Bhatewara /* reset internal state and allocate buffers for both rings */ 1440d1a890faSShreyas Bhatewara for (i = 0; i < 2; i++) { 1441d1a890faSShreyas Bhatewara rq->rx_ring[i].next2fill = rq->rx_ring[i].next2comp = 0; 1442d1a890faSShreyas Bhatewara rq->uncommitted[i] = 0; 1443d1a890faSShreyas Bhatewara 1444d1a890faSShreyas Bhatewara memset(rq->rx_ring[i].base, 0, rq->rx_ring[i].size * 1445d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_RxDesc)); 1446d1a890faSShreyas Bhatewara rq->rx_ring[i].gen = VMXNET3_INIT_GEN; 1447d1a890faSShreyas Bhatewara } 1448d1a890faSShreyas Bhatewara if (vmxnet3_rq_alloc_rx_buf(rq, 0, rq->rx_ring[0].size - 1, 1449d1a890faSShreyas Bhatewara adapter) == 0) { 1450d1a890faSShreyas Bhatewara /* at least has 1 rx buffer for the 1st ring */ 1451d1a890faSShreyas Bhatewara return -ENOMEM; 1452d1a890faSShreyas Bhatewara } 1453d1a890faSShreyas Bhatewara vmxnet3_rq_alloc_rx_buf(rq, 1, rq->rx_ring[1].size - 1, adapter); 1454d1a890faSShreyas Bhatewara 1455d1a890faSShreyas Bhatewara /* reset the comp ring */ 1456d1a890faSShreyas Bhatewara rq->comp_ring.next2proc = 0; 1457d1a890faSShreyas Bhatewara memset(rq->comp_ring.base, 0, rq->comp_ring.size * 1458d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_RxCompDesc)); 1459d1a890faSShreyas Bhatewara rq->comp_ring.gen = VMXNET3_INIT_GEN; 1460d1a890faSShreyas Bhatewara 1461d1a890faSShreyas Bhatewara /* reset rxctx */ 1462d1a890faSShreyas Bhatewara rq->rx_ctx.skb = NULL; 1463d1a890faSShreyas Bhatewara 1464d1a890faSShreyas Bhatewara /* stats are not reset */ 1465d1a890faSShreyas Bhatewara return 0; 1466d1a890faSShreyas Bhatewara } 1467d1a890faSShreyas Bhatewara 1468d1a890faSShreyas Bhatewara 1469d1a890faSShreyas Bhatewara static int 147009c5088eSShreyas Bhatewara vmxnet3_rq_init_all(struct vmxnet3_adapter *adapter) 147109c5088eSShreyas Bhatewara { 147209c5088eSShreyas Bhatewara int i, err = 0; 147309c5088eSShreyas Bhatewara 147409c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 147509c5088eSShreyas Bhatewara err = vmxnet3_rq_init(&adapter->rx_queue[i], adapter); 147609c5088eSShreyas Bhatewara if (unlikely(err)) { 147709c5088eSShreyas Bhatewara dev_err(&adapter->netdev->dev, "%s: failed to " 147809c5088eSShreyas Bhatewara "initialize rx queue%i\n", 147909c5088eSShreyas Bhatewara adapter->netdev->name, i); 148009c5088eSShreyas Bhatewara break; 148109c5088eSShreyas Bhatewara } 148209c5088eSShreyas Bhatewara } 148309c5088eSShreyas Bhatewara return err; 148409c5088eSShreyas Bhatewara 148509c5088eSShreyas Bhatewara } 148609c5088eSShreyas Bhatewara 148709c5088eSShreyas Bhatewara 148809c5088eSShreyas Bhatewara static int 1489d1a890faSShreyas Bhatewara vmxnet3_rq_create(struct vmxnet3_rx_queue *rq, struct vmxnet3_adapter *adapter) 1490d1a890faSShreyas Bhatewara { 1491d1a890faSShreyas Bhatewara int i; 1492d1a890faSShreyas Bhatewara size_t sz; 1493d1a890faSShreyas Bhatewara struct vmxnet3_rx_buf_info *bi; 1494d1a890faSShreyas Bhatewara 1495d1a890faSShreyas Bhatewara for (i = 0; i < 2; i++) { 1496d1a890faSShreyas Bhatewara 1497d1a890faSShreyas Bhatewara sz = rq->rx_ring[i].size * sizeof(struct Vmxnet3_RxDesc); 1498d1a890faSShreyas Bhatewara rq->rx_ring[i].base = pci_alloc_consistent(adapter->pdev, sz, 1499d1a890faSShreyas Bhatewara &rq->rx_ring[i].basePA); 1500d1a890faSShreyas Bhatewara if (!rq->rx_ring[i].base) { 1501d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to allocate rx ring %d\n", 1502d1a890faSShreyas Bhatewara adapter->netdev->name, i); 1503d1a890faSShreyas Bhatewara goto err; 1504d1a890faSShreyas Bhatewara } 1505d1a890faSShreyas Bhatewara } 1506d1a890faSShreyas Bhatewara 1507d1a890faSShreyas Bhatewara sz = rq->comp_ring.size * sizeof(struct Vmxnet3_RxCompDesc); 1508d1a890faSShreyas Bhatewara rq->comp_ring.base = pci_alloc_consistent(adapter->pdev, sz, 1509d1a890faSShreyas Bhatewara &rq->comp_ring.basePA); 1510d1a890faSShreyas Bhatewara if (!rq->comp_ring.base) { 1511d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to allocate rx comp ring\n", 1512d1a890faSShreyas Bhatewara adapter->netdev->name); 1513d1a890faSShreyas Bhatewara goto err; 1514d1a890faSShreyas Bhatewara } 1515d1a890faSShreyas Bhatewara 1516d1a890faSShreyas Bhatewara sz = sizeof(struct vmxnet3_rx_buf_info) * (rq->rx_ring[0].size + 1517d1a890faSShreyas Bhatewara rq->rx_ring[1].size); 1518476c609eSJulia Lawall bi = kzalloc(sz, GFP_KERNEL); 1519e404decbSJoe Perches if (!bi) 1520d1a890faSShreyas Bhatewara goto err; 1521e404decbSJoe Perches 1522d1a890faSShreyas Bhatewara rq->buf_info[0] = bi; 1523d1a890faSShreyas Bhatewara rq->buf_info[1] = bi + rq->rx_ring[0].size; 1524d1a890faSShreyas Bhatewara 1525d1a890faSShreyas Bhatewara return 0; 1526d1a890faSShreyas Bhatewara 1527d1a890faSShreyas Bhatewara err: 1528d1a890faSShreyas Bhatewara vmxnet3_rq_destroy(rq, adapter); 1529d1a890faSShreyas Bhatewara return -ENOMEM; 1530d1a890faSShreyas Bhatewara } 1531d1a890faSShreyas Bhatewara 1532d1a890faSShreyas Bhatewara 1533d1a890faSShreyas Bhatewara static int 153409c5088eSShreyas Bhatewara vmxnet3_rq_create_all(struct vmxnet3_adapter *adapter) 153509c5088eSShreyas Bhatewara { 153609c5088eSShreyas Bhatewara int i, err = 0; 153709c5088eSShreyas Bhatewara 153809c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 153909c5088eSShreyas Bhatewara err = vmxnet3_rq_create(&adapter->rx_queue[i], adapter); 154009c5088eSShreyas Bhatewara if (unlikely(err)) { 154109c5088eSShreyas Bhatewara dev_err(&adapter->netdev->dev, 154209c5088eSShreyas Bhatewara "%s: failed to create rx queue%i\n", 154309c5088eSShreyas Bhatewara adapter->netdev->name, i); 154409c5088eSShreyas Bhatewara goto err_out; 154509c5088eSShreyas Bhatewara } 154609c5088eSShreyas Bhatewara } 154709c5088eSShreyas Bhatewara return err; 154809c5088eSShreyas Bhatewara err_out: 154909c5088eSShreyas Bhatewara vmxnet3_rq_destroy_all(adapter); 155009c5088eSShreyas Bhatewara return err; 155109c5088eSShreyas Bhatewara 155209c5088eSShreyas Bhatewara } 155309c5088eSShreyas Bhatewara 155409c5088eSShreyas Bhatewara /* Multiple queue aware polling function for tx and rx */ 155509c5088eSShreyas Bhatewara 155609c5088eSShreyas Bhatewara static int 1557d1a890faSShreyas Bhatewara vmxnet3_do_poll(struct vmxnet3_adapter *adapter, int budget) 1558d1a890faSShreyas Bhatewara { 155909c5088eSShreyas Bhatewara int rcd_done = 0, i; 1560d1a890faSShreyas Bhatewara if (unlikely(adapter->shared->ecr)) 1561d1a890faSShreyas Bhatewara vmxnet3_process_events(adapter); 156209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 156309c5088eSShreyas Bhatewara vmxnet3_tq_tx_complete(&adapter->tx_queue[i], adapter); 1564d1a890faSShreyas Bhatewara 156509c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 156609c5088eSShreyas Bhatewara rcd_done += vmxnet3_rq_rx_complete(&adapter->rx_queue[i], 156709c5088eSShreyas Bhatewara adapter, budget); 156809c5088eSShreyas Bhatewara return rcd_done; 1569d1a890faSShreyas Bhatewara } 1570d1a890faSShreyas Bhatewara 1571d1a890faSShreyas Bhatewara 1572d1a890faSShreyas Bhatewara static int 1573d1a890faSShreyas Bhatewara vmxnet3_poll(struct napi_struct *napi, int budget) 1574d1a890faSShreyas Bhatewara { 157509c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rx_queue = container_of(napi, 157609c5088eSShreyas Bhatewara struct vmxnet3_rx_queue, napi); 1577d1a890faSShreyas Bhatewara int rxd_done; 1578d1a890faSShreyas Bhatewara 157909c5088eSShreyas Bhatewara rxd_done = vmxnet3_do_poll(rx_queue->adapter, budget); 1580d1a890faSShreyas Bhatewara 1581d1a890faSShreyas Bhatewara if (rxd_done < budget) { 1582d1a890faSShreyas Bhatewara napi_complete(napi); 158309c5088eSShreyas Bhatewara vmxnet3_enable_all_intrs(rx_queue->adapter); 1584d1a890faSShreyas Bhatewara } 1585d1a890faSShreyas Bhatewara return rxd_done; 1586d1a890faSShreyas Bhatewara } 1587d1a890faSShreyas Bhatewara 158809c5088eSShreyas Bhatewara /* 158909c5088eSShreyas Bhatewara * NAPI polling function for MSI-X mode with multiple Rx queues 159009c5088eSShreyas Bhatewara * Returns the # of the NAPI credit consumed (# of rx descriptors processed) 159109c5088eSShreyas Bhatewara */ 159209c5088eSShreyas Bhatewara 159309c5088eSShreyas Bhatewara static int 159409c5088eSShreyas Bhatewara vmxnet3_poll_rx_only(struct napi_struct *napi, int budget) 159509c5088eSShreyas Bhatewara { 159609c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = container_of(napi, 159709c5088eSShreyas Bhatewara struct vmxnet3_rx_queue, napi); 159809c5088eSShreyas Bhatewara struct vmxnet3_adapter *adapter = rq->adapter; 159909c5088eSShreyas Bhatewara int rxd_done; 160009c5088eSShreyas Bhatewara 160109c5088eSShreyas Bhatewara /* When sharing interrupt with corresponding tx queue, process 160209c5088eSShreyas Bhatewara * tx completions in that queue as well 160309c5088eSShreyas Bhatewara */ 160409c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_BUDDYSHARE) { 160509c5088eSShreyas Bhatewara struct vmxnet3_tx_queue *tq = 160609c5088eSShreyas Bhatewara &adapter->tx_queue[rq - adapter->rx_queue]; 160709c5088eSShreyas Bhatewara vmxnet3_tq_tx_complete(tq, adapter); 160809c5088eSShreyas Bhatewara } 160909c5088eSShreyas Bhatewara 161009c5088eSShreyas Bhatewara rxd_done = vmxnet3_rq_rx_complete(rq, adapter, budget); 161109c5088eSShreyas Bhatewara 161209c5088eSShreyas Bhatewara if (rxd_done < budget) { 161309c5088eSShreyas Bhatewara napi_complete(napi); 161409c5088eSShreyas Bhatewara vmxnet3_enable_intr(adapter, rq->comp_ring.intr_idx); 161509c5088eSShreyas Bhatewara } 161609c5088eSShreyas Bhatewara return rxd_done; 161709c5088eSShreyas Bhatewara } 161809c5088eSShreyas Bhatewara 161909c5088eSShreyas Bhatewara 162009c5088eSShreyas Bhatewara #ifdef CONFIG_PCI_MSI 162109c5088eSShreyas Bhatewara 162209c5088eSShreyas Bhatewara /* 162309c5088eSShreyas Bhatewara * Handle completion interrupts on tx queues 162409c5088eSShreyas Bhatewara * Returns whether or not the intr is handled 162509c5088eSShreyas Bhatewara */ 162609c5088eSShreyas Bhatewara 162709c5088eSShreyas Bhatewara static irqreturn_t 162809c5088eSShreyas Bhatewara vmxnet3_msix_tx(int irq, void *data) 162909c5088eSShreyas Bhatewara { 163009c5088eSShreyas Bhatewara struct vmxnet3_tx_queue *tq = data; 163109c5088eSShreyas Bhatewara struct vmxnet3_adapter *adapter = tq->adapter; 163209c5088eSShreyas Bhatewara 163309c5088eSShreyas Bhatewara if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE) 163409c5088eSShreyas Bhatewara vmxnet3_disable_intr(adapter, tq->comp_ring.intr_idx); 163509c5088eSShreyas Bhatewara 163609c5088eSShreyas Bhatewara /* Handle the case where only one irq is allocate for all tx queues */ 163709c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_TXSHARE) { 163809c5088eSShreyas Bhatewara int i; 163909c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) { 164009c5088eSShreyas Bhatewara struct vmxnet3_tx_queue *txq = &adapter->tx_queue[i]; 164109c5088eSShreyas Bhatewara vmxnet3_tq_tx_complete(txq, adapter); 164209c5088eSShreyas Bhatewara } 164309c5088eSShreyas Bhatewara } else { 164409c5088eSShreyas Bhatewara vmxnet3_tq_tx_complete(tq, adapter); 164509c5088eSShreyas Bhatewara } 164609c5088eSShreyas Bhatewara vmxnet3_enable_intr(adapter, tq->comp_ring.intr_idx); 164709c5088eSShreyas Bhatewara 164809c5088eSShreyas Bhatewara return IRQ_HANDLED; 164909c5088eSShreyas Bhatewara } 165009c5088eSShreyas Bhatewara 165109c5088eSShreyas Bhatewara 165209c5088eSShreyas Bhatewara /* 165309c5088eSShreyas Bhatewara * Handle completion interrupts on rx queues. Returns whether or not the 165409c5088eSShreyas Bhatewara * intr is handled 165509c5088eSShreyas Bhatewara */ 165609c5088eSShreyas Bhatewara 165709c5088eSShreyas Bhatewara static irqreturn_t 165809c5088eSShreyas Bhatewara vmxnet3_msix_rx(int irq, void *data) 165909c5088eSShreyas Bhatewara { 166009c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = data; 166109c5088eSShreyas Bhatewara struct vmxnet3_adapter *adapter = rq->adapter; 166209c5088eSShreyas Bhatewara 166309c5088eSShreyas Bhatewara /* disable intr if needed */ 166409c5088eSShreyas Bhatewara if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE) 166509c5088eSShreyas Bhatewara vmxnet3_disable_intr(adapter, rq->comp_ring.intr_idx); 166609c5088eSShreyas Bhatewara napi_schedule(&rq->napi); 166709c5088eSShreyas Bhatewara 166809c5088eSShreyas Bhatewara return IRQ_HANDLED; 166909c5088eSShreyas Bhatewara } 167009c5088eSShreyas Bhatewara 167109c5088eSShreyas Bhatewara /* 167209c5088eSShreyas Bhatewara *---------------------------------------------------------------------------- 167309c5088eSShreyas Bhatewara * 167409c5088eSShreyas Bhatewara * vmxnet3_msix_event -- 167509c5088eSShreyas Bhatewara * 167609c5088eSShreyas Bhatewara * vmxnet3 msix event intr handler 167709c5088eSShreyas Bhatewara * 167809c5088eSShreyas Bhatewara * Result: 167909c5088eSShreyas Bhatewara * whether or not the intr is handled 168009c5088eSShreyas Bhatewara * 168109c5088eSShreyas Bhatewara *---------------------------------------------------------------------------- 168209c5088eSShreyas Bhatewara */ 168309c5088eSShreyas Bhatewara 168409c5088eSShreyas Bhatewara static irqreturn_t 168509c5088eSShreyas Bhatewara vmxnet3_msix_event(int irq, void *data) 168609c5088eSShreyas Bhatewara { 168709c5088eSShreyas Bhatewara struct net_device *dev = data; 168809c5088eSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(dev); 168909c5088eSShreyas Bhatewara 169009c5088eSShreyas Bhatewara /* disable intr if needed */ 169109c5088eSShreyas Bhatewara if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE) 169209c5088eSShreyas Bhatewara vmxnet3_disable_intr(adapter, adapter->intr.event_intr_idx); 169309c5088eSShreyas Bhatewara 169409c5088eSShreyas Bhatewara if (adapter->shared->ecr) 169509c5088eSShreyas Bhatewara vmxnet3_process_events(adapter); 169609c5088eSShreyas Bhatewara 169709c5088eSShreyas Bhatewara vmxnet3_enable_intr(adapter, adapter->intr.event_intr_idx); 169809c5088eSShreyas Bhatewara 169909c5088eSShreyas Bhatewara return IRQ_HANDLED; 170009c5088eSShreyas Bhatewara } 170109c5088eSShreyas Bhatewara 170209c5088eSShreyas Bhatewara #endif /* CONFIG_PCI_MSI */ 170309c5088eSShreyas Bhatewara 1704d1a890faSShreyas Bhatewara 1705d1a890faSShreyas Bhatewara /* Interrupt handler for vmxnet3 */ 1706d1a890faSShreyas Bhatewara static irqreturn_t 1707d1a890faSShreyas Bhatewara vmxnet3_intr(int irq, void *dev_id) 1708d1a890faSShreyas Bhatewara { 1709d1a890faSShreyas Bhatewara struct net_device *dev = dev_id; 1710d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(dev); 1711d1a890faSShreyas Bhatewara 171209c5088eSShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_INTX) { 1713d1a890faSShreyas Bhatewara u32 icr = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_ICR); 1714d1a890faSShreyas Bhatewara if (unlikely(icr == 0)) 1715d1a890faSShreyas Bhatewara /* not ours */ 1716d1a890faSShreyas Bhatewara return IRQ_NONE; 1717d1a890faSShreyas Bhatewara } 1718d1a890faSShreyas Bhatewara 1719d1a890faSShreyas Bhatewara 1720d1a890faSShreyas Bhatewara /* disable intr if needed */ 1721d1a890faSShreyas Bhatewara if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE) 172209c5088eSShreyas Bhatewara vmxnet3_disable_all_intrs(adapter); 1723d1a890faSShreyas Bhatewara 172409c5088eSShreyas Bhatewara napi_schedule(&adapter->rx_queue[0].napi); 1725d1a890faSShreyas Bhatewara 1726d1a890faSShreyas Bhatewara return IRQ_HANDLED; 1727d1a890faSShreyas Bhatewara } 1728d1a890faSShreyas Bhatewara 1729d1a890faSShreyas Bhatewara #ifdef CONFIG_NET_POLL_CONTROLLER 1730d1a890faSShreyas Bhatewara 1731d1a890faSShreyas Bhatewara /* netpoll callback. */ 1732d1a890faSShreyas Bhatewara static void 1733d1a890faSShreyas Bhatewara vmxnet3_netpoll(struct net_device *netdev) 1734d1a890faSShreyas Bhatewara { 1735d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 1736d1a890faSShreyas Bhatewara 173709c5088eSShreyas Bhatewara if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE) 173809c5088eSShreyas Bhatewara vmxnet3_disable_all_intrs(adapter); 1739d1a890faSShreyas Bhatewara 174009c5088eSShreyas Bhatewara vmxnet3_do_poll(adapter, adapter->rx_queue[0].rx_ring[0].size); 174109c5088eSShreyas Bhatewara vmxnet3_enable_all_intrs(adapter); 174209c5088eSShreyas Bhatewara 1743d1a890faSShreyas Bhatewara } 174409c5088eSShreyas Bhatewara #endif /* CONFIG_NET_POLL_CONTROLLER */ 1745d1a890faSShreyas Bhatewara 1746d1a890faSShreyas Bhatewara static int 1747d1a890faSShreyas Bhatewara vmxnet3_request_irqs(struct vmxnet3_adapter *adapter) 1748d1a890faSShreyas Bhatewara { 174909c5088eSShreyas Bhatewara struct vmxnet3_intr *intr = &adapter->intr; 175009c5088eSShreyas Bhatewara int err = 0, i; 175109c5088eSShreyas Bhatewara int vector = 0; 1752d1a890faSShreyas Bhatewara 17538f7e524cSRandy Dunlap #ifdef CONFIG_PCI_MSI 1754d1a890faSShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_MSIX) { 175509c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) { 175609c5088eSShreyas Bhatewara if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE) { 175709c5088eSShreyas Bhatewara sprintf(adapter->tx_queue[i].name, "%s-tx-%d", 175809c5088eSShreyas Bhatewara adapter->netdev->name, vector); 175909c5088eSShreyas Bhatewara err = request_irq( 176009c5088eSShreyas Bhatewara intr->msix_entries[vector].vector, 176109c5088eSShreyas Bhatewara vmxnet3_msix_tx, 0, 176209c5088eSShreyas Bhatewara adapter->tx_queue[i].name, 176309c5088eSShreyas Bhatewara &adapter->tx_queue[i]); 176409c5088eSShreyas Bhatewara } else { 176509c5088eSShreyas Bhatewara sprintf(adapter->tx_queue[i].name, "%s-rxtx-%d", 176609c5088eSShreyas Bhatewara adapter->netdev->name, vector); 176709c5088eSShreyas Bhatewara } 176809c5088eSShreyas Bhatewara if (err) { 176909c5088eSShreyas Bhatewara dev_err(&adapter->netdev->dev, 177009c5088eSShreyas Bhatewara "Failed to request irq for MSIX, %s, " 177109c5088eSShreyas Bhatewara "error %d\n", 177209c5088eSShreyas Bhatewara adapter->tx_queue[i].name, err); 177309c5088eSShreyas Bhatewara return err; 177409c5088eSShreyas Bhatewara } 177509c5088eSShreyas Bhatewara 177609c5088eSShreyas Bhatewara /* Handle the case where only 1 MSIx was allocated for 177709c5088eSShreyas Bhatewara * all tx queues */ 177809c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_TXSHARE) { 177909c5088eSShreyas Bhatewara for (; i < adapter->num_tx_queues; i++) 178009c5088eSShreyas Bhatewara adapter->tx_queue[i].comp_ring.intr_idx 178109c5088eSShreyas Bhatewara = vector; 178209c5088eSShreyas Bhatewara vector++; 178309c5088eSShreyas Bhatewara break; 178409c5088eSShreyas Bhatewara } else { 178509c5088eSShreyas Bhatewara adapter->tx_queue[i].comp_ring.intr_idx 178609c5088eSShreyas Bhatewara = vector++; 178709c5088eSShreyas Bhatewara } 178809c5088eSShreyas Bhatewara } 178909c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_BUDDYSHARE) 179009c5088eSShreyas Bhatewara vector = 0; 179109c5088eSShreyas Bhatewara 179209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 179309c5088eSShreyas Bhatewara if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE) 179409c5088eSShreyas Bhatewara sprintf(adapter->rx_queue[i].name, "%s-rx-%d", 179509c5088eSShreyas Bhatewara adapter->netdev->name, vector); 179609c5088eSShreyas Bhatewara else 179709c5088eSShreyas Bhatewara sprintf(adapter->rx_queue[i].name, "%s-rxtx-%d", 179809c5088eSShreyas Bhatewara adapter->netdev->name, vector); 179909c5088eSShreyas Bhatewara err = request_irq(intr->msix_entries[vector].vector, 180009c5088eSShreyas Bhatewara vmxnet3_msix_rx, 0, 180109c5088eSShreyas Bhatewara adapter->rx_queue[i].name, 180209c5088eSShreyas Bhatewara &(adapter->rx_queue[i])); 180309c5088eSShreyas Bhatewara if (err) { 180409c5088eSShreyas Bhatewara printk(KERN_ERR "Failed to request irq for MSIX" 180509c5088eSShreyas Bhatewara ", %s, error %d\n", 180609c5088eSShreyas Bhatewara adapter->rx_queue[i].name, err); 180709c5088eSShreyas Bhatewara return err; 180809c5088eSShreyas Bhatewara } 180909c5088eSShreyas Bhatewara 181009c5088eSShreyas Bhatewara adapter->rx_queue[i].comp_ring.intr_idx = vector++; 181109c5088eSShreyas Bhatewara } 181209c5088eSShreyas Bhatewara 181309c5088eSShreyas Bhatewara sprintf(intr->event_msi_vector_name, "%s-event-%d", 181409c5088eSShreyas Bhatewara adapter->netdev->name, vector); 181509c5088eSShreyas Bhatewara err = request_irq(intr->msix_entries[vector].vector, 181609c5088eSShreyas Bhatewara vmxnet3_msix_event, 0, 181709c5088eSShreyas Bhatewara intr->event_msi_vector_name, adapter->netdev); 181809c5088eSShreyas Bhatewara intr->event_intr_idx = vector; 181909c5088eSShreyas Bhatewara 182009c5088eSShreyas Bhatewara } else if (intr->type == VMXNET3_IT_MSI) { 182109c5088eSShreyas Bhatewara adapter->num_rx_queues = 1; 1822d1a890faSShreyas Bhatewara err = request_irq(adapter->pdev->irq, vmxnet3_intr, 0, 1823d1a890faSShreyas Bhatewara adapter->netdev->name, adapter->netdev); 182409c5088eSShreyas Bhatewara } else { 1825115924b6SShreyas Bhatewara #endif 182609c5088eSShreyas Bhatewara adapter->num_rx_queues = 1; 1827d1a890faSShreyas Bhatewara err = request_irq(adapter->pdev->irq, vmxnet3_intr, 1828d1a890faSShreyas Bhatewara IRQF_SHARED, adapter->netdev->name, 1829d1a890faSShreyas Bhatewara adapter->netdev); 183009c5088eSShreyas Bhatewara #ifdef CONFIG_PCI_MSI 183109c5088eSShreyas Bhatewara } 183209c5088eSShreyas Bhatewara #endif 183309c5088eSShreyas Bhatewara intr->num_intrs = vector + 1; 183409c5088eSShreyas Bhatewara if (err) { 183509c5088eSShreyas Bhatewara printk(KERN_ERR "Failed to request irq %s (intr type:%d), error" 183609c5088eSShreyas Bhatewara ":%d\n", adapter->netdev->name, intr->type, err); 183709c5088eSShreyas Bhatewara } else { 183809c5088eSShreyas Bhatewara /* Number of rx queues will not change after this */ 183909c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 184009c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i]; 184109c5088eSShreyas Bhatewara rq->qid = i; 184209c5088eSShreyas Bhatewara rq->qid2 = i + adapter->num_rx_queues; 1843d1a890faSShreyas Bhatewara } 1844d1a890faSShreyas Bhatewara 1845d1a890faSShreyas Bhatewara 1846d1a890faSShreyas Bhatewara 1847d1a890faSShreyas Bhatewara /* init our intr settings */ 184809c5088eSShreyas Bhatewara for (i = 0; i < intr->num_intrs; i++) 184909c5088eSShreyas Bhatewara intr->mod_levels[i] = UPT1_IML_ADAPTIVE; 185009c5088eSShreyas Bhatewara if (adapter->intr.type != VMXNET3_IT_MSIX) { 1851d1a890faSShreyas Bhatewara adapter->intr.event_intr_idx = 0; 185209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 185309c5088eSShreyas Bhatewara adapter->tx_queue[i].comp_ring.intr_idx = 0; 185409c5088eSShreyas Bhatewara adapter->rx_queue[0].comp_ring.intr_idx = 0; 185509c5088eSShreyas Bhatewara } 1856d1a890faSShreyas Bhatewara 1857d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: intr type %u, mode %u, %u vectors " 185809c5088eSShreyas Bhatewara "allocated\n", adapter->netdev->name, intr->type, 185909c5088eSShreyas Bhatewara intr->mask_mode, intr->num_intrs); 1860d1a890faSShreyas Bhatewara } 1861d1a890faSShreyas Bhatewara 1862d1a890faSShreyas Bhatewara return err; 1863d1a890faSShreyas Bhatewara } 1864d1a890faSShreyas Bhatewara 1865d1a890faSShreyas Bhatewara 1866d1a890faSShreyas Bhatewara static void 1867d1a890faSShreyas Bhatewara vmxnet3_free_irqs(struct vmxnet3_adapter *adapter) 1868d1a890faSShreyas Bhatewara { 186909c5088eSShreyas Bhatewara struct vmxnet3_intr *intr = &adapter->intr; 187009c5088eSShreyas Bhatewara BUG_ON(intr->type == VMXNET3_IT_AUTO || intr->num_intrs <= 0); 1871d1a890faSShreyas Bhatewara 187209c5088eSShreyas Bhatewara switch (intr->type) { 18738f7e524cSRandy Dunlap #ifdef CONFIG_PCI_MSI 1874d1a890faSShreyas Bhatewara case VMXNET3_IT_MSIX: 1875d1a890faSShreyas Bhatewara { 187609c5088eSShreyas Bhatewara int i, vector = 0; 1877d1a890faSShreyas Bhatewara 187809c5088eSShreyas Bhatewara if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE) { 187909c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) { 188009c5088eSShreyas Bhatewara free_irq(intr->msix_entries[vector++].vector, 188109c5088eSShreyas Bhatewara &(adapter->tx_queue[i])); 188209c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_TXSHARE) 188309c5088eSShreyas Bhatewara break; 188409c5088eSShreyas Bhatewara } 188509c5088eSShreyas Bhatewara } 188609c5088eSShreyas Bhatewara 188709c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 188809c5088eSShreyas Bhatewara free_irq(intr->msix_entries[vector++].vector, 188909c5088eSShreyas Bhatewara &(adapter->rx_queue[i])); 189009c5088eSShreyas Bhatewara } 189109c5088eSShreyas Bhatewara 189209c5088eSShreyas Bhatewara free_irq(intr->msix_entries[vector].vector, 1893d1a890faSShreyas Bhatewara adapter->netdev); 189409c5088eSShreyas Bhatewara BUG_ON(vector >= intr->num_intrs); 1895d1a890faSShreyas Bhatewara break; 1896d1a890faSShreyas Bhatewara } 18978f7e524cSRandy Dunlap #endif 1898d1a890faSShreyas Bhatewara case VMXNET3_IT_MSI: 1899d1a890faSShreyas Bhatewara free_irq(adapter->pdev->irq, adapter->netdev); 1900d1a890faSShreyas Bhatewara break; 1901d1a890faSShreyas Bhatewara case VMXNET3_IT_INTX: 1902d1a890faSShreyas Bhatewara free_irq(adapter->pdev->irq, adapter->netdev); 1903d1a890faSShreyas Bhatewara break; 1904d1a890faSShreyas Bhatewara default: 1905d1a890faSShreyas Bhatewara BUG_ON(true); 1906d1a890faSShreyas Bhatewara } 1907d1a890faSShreyas Bhatewara } 1908d1a890faSShreyas Bhatewara 1909d1a890faSShreyas Bhatewara 1910d1a890faSShreyas Bhatewara static void 1911d1a890faSShreyas Bhatewara vmxnet3_restore_vlan(struct vmxnet3_adapter *adapter) 1912d1a890faSShreyas Bhatewara { 1913d1a890faSShreyas Bhatewara u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable; 191472e85c45SJesse Gross u16 vid; 1915d1a890faSShreyas Bhatewara 191672e85c45SJesse Gross /* allow untagged pkts */ 1917d1a890faSShreyas Bhatewara VMXNET3_SET_VFTABLE_ENTRY(vfTable, 0); 191872e85c45SJesse Gross 191972e85c45SJesse Gross for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID) 192072e85c45SJesse Gross VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid); 1921d1a890faSShreyas Bhatewara } 1922d1a890faSShreyas Bhatewara 1923d1a890faSShreyas Bhatewara 19248e586137SJiri Pirko static int 1925d1a890faSShreyas Bhatewara vmxnet3_vlan_rx_add_vid(struct net_device *netdev, u16 vid) 1926d1a890faSShreyas Bhatewara { 1927d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 1928f6957f88SJesse Gross 1929f6957f88SJesse Gross if (!(netdev->flags & IFF_PROMISC)) { 1930d1a890faSShreyas Bhatewara u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable; 193183d0feffSShreyas Bhatewara unsigned long flags; 1932d1a890faSShreyas Bhatewara 1933d1a890faSShreyas Bhatewara VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid); 193483d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 1935d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 1936d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_VLAN_FILTERS); 193783d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 1938f6957f88SJesse Gross } 193972e85c45SJesse Gross 194072e85c45SJesse Gross set_bit(vid, adapter->active_vlans); 19418e586137SJiri Pirko 19428e586137SJiri Pirko return 0; 1943d1a890faSShreyas Bhatewara } 1944d1a890faSShreyas Bhatewara 1945d1a890faSShreyas Bhatewara 19468e586137SJiri Pirko static int 1947d1a890faSShreyas Bhatewara vmxnet3_vlan_rx_kill_vid(struct net_device *netdev, u16 vid) 1948d1a890faSShreyas Bhatewara { 1949d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 1950f6957f88SJesse Gross 1951f6957f88SJesse Gross if (!(netdev->flags & IFF_PROMISC)) { 1952d1a890faSShreyas Bhatewara u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable; 195383d0feffSShreyas Bhatewara unsigned long flags; 1954d1a890faSShreyas Bhatewara 1955d1a890faSShreyas Bhatewara VMXNET3_CLEAR_VFTABLE_ENTRY(vfTable, vid); 195683d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 1957d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 1958d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_VLAN_FILTERS); 195983d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 1960f6957f88SJesse Gross } 196172e85c45SJesse Gross 196272e85c45SJesse Gross clear_bit(vid, adapter->active_vlans); 19638e586137SJiri Pirko 19648e586137SJiri Pirko return 0; 1965d1a890faSShreyas Bhatewara } 1966d1a890faSShreyas Bhatewara 1967d1a890faSShreyas Bhatewara 1968d1a890faSShreyas Bhatewara static u8 * 1969d1a890faSShreyas Bhatewara vmxnet3_copy_mc(struct net_device *netdev) 1970d1a890faSShreyas Bhatewara { 1971d1a890faSShreyas Bhatewara u8 *buf = NULL; 19724cd24eafSJiri Pirko u32 sz = netdev_mc_count(netdev) * ETH_ALEN; 1973d1a890faSShreyas Bhatewara 1974d1a890faSShreyas Bhatewara /* struct Vmxnet3_RxFilterConf.mfTableLen is u16. */ 1975d1a890faSShreyas Bhatewara if (sz <= 0xffff) { 1976d1a890faSShreyas Bhatewara /* We may be called with BH disabled */ 1977d1a890faSShreyas Bhatewara buf = kmalloc(sz, GFP_ATOMIC); 1978d1a890faSShreyas Bhatewara if (buf) { 197922bedad3SJiri Pirko struct netdev_hw_addr *ha; 1980567ec874SJiri Pirko int i = 0; 1981d1a890faSShreyas Bhatewara 198222bedad3SJiri Pirko netdev_for_each_mc_addr(ha, netdev) 198322bedad3SJiri Pirko memcpy(buf + i++ * ETH_ALEN, ha->addr, 1984d1a890faSShreyas Bhatewara ETH_ALEN); 1985d1a890faSShreyas Bhatewara } 1986d1a890faSShreyas Bhatewara } 1987d1a890faSShreyas Bhatewara return buf; 1988d1a890faSShreyas Bhatewara } 1989d1a890faSShreyas Bhatewara 1990d1a890faSShreyas Bhatewara 1991d1a890faSShreyas Bhatewara static void 1992d1a890faSShreyas Bhatewara vmxnet3_set_mc(struct net_device *netdev) 1993d1a890faSShreyas Bhatewara { 1994d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 199583d0feffSShreyas Bhatewara unsigned long flags; 1996d1a890faSShreyas Bhatewara struct Vmxnet3_RxFilterConf *rxConf = 1997d1a890faSShreyas Bhatewara &adapter->shared->devRead.rxFilterConf; 1998d1a890faSShreyas Bhatewara u8 *new_table = NULL; 1999d1a890faSShreyas Bhatewara u32 new_mode = VMXNET3_RXM_UCAST; 2000d1a890faSShreyas Bhatewara 200172e85c45SJesse Gross if (netdev->flags & IFF_PROMISC) { 200272e85c45SJesse Gross u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable; 200372e85c45SJesse Gross memset(vfTable, 0, VMXNET3_VFT_SIZE * sizeof(*vfTable)); 200472e85c45SJesse Gross 2005d1a890faSShreyas Bhatewara new_mode |= VMXNET3_RXM_PROMISC; 200672e85c45SJesse Gross } else { 200772e85c45SJesse Gross vmxnet3_restore_vlan(adapter); 200872e85c45SJesse Gross } 2009d1a890faSShreyas Bhatewara 2010d1a890faSShreyas Bhatewara if (netdev->flags & IFF_BROADCAST) 2011d1a890faSShreyas Bhatewara new_mode |= VMXNET3_RXM_BCAST; 2012d1a890faSShreyas Bhatewara 2013d1a890faSShreyas Bhatewara if (netdev->flags & IFF_ALLMULTI) 2014d1a890faSShreyas Bhatewara new_mode |= VMXNET3_RXM_ALL_MULTI; 2015d1a890faSShreyas Bhatewara else 20164cd24eafSJiri Pirko if (!netdev_mc_empty(netdev)) { 2017d1a890faSShreyas Bhatewara new_table = vmxnet3_copy_mc(netdev); 2018d1a890faSShreyas Bhatewara if (new_table) { 2019d1a890faSShreyas Bhatewara new_mode |= VMXNET3_RXM_MCAST; 2020115924b6SShreyas Bhatewara rxConf->mfTableLen = cpu_to_le16( 20214cd24eafSJiri Pirko netdev_mc_count(netdev) * ETH_ALEN); 2022115924b6SShreyas Bhatewara rxConf->mfTablePA = cpu_to_le64(virt_to_phys( 2023115924b6SShreyas Bhatewara new_table)); 2024d1a890faSShreyas Bhatewara } else { 2025d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: failed to copy mcast list" 2026d1a890faSShreyas Bhatewara ", setting ALL_MULTI\n", netdev->name); 2027d1a890faSShreyas Bhatewara new_mode |= VMXNET3_RXM_ALL_MULTI; 2028d1a890faSShreyas Bhatewara } 2029d1a890faSShreyas Bhatewara } 2030d1a890faSShreyas Bhatewara 2031d1a890faSShreyas Bhatewara 2032d1a890faSShreyas Bhatewara if (!(new_mode & VMXNET3_RXM_MCAST)) { 2033d1a890faSShreyas Bhatewara rxConf->mfTableLen = 0; 2034d1a890faSShreyas Bhatewara rxConf->mfTablePA = 0; 2035d1a890faSShreyas Bhatewara } 2036d1a890faSShreyas Bhatewara 203783d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 2038d1a890faSShreyas Bhatewara if (new_mode != rxConf->rxMode) { 2039115924b6SShreyas Bhatewara rxConf->rxMode = cpu_to_le32(new_mode); 2040d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 2041d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_RX_MODE); 204272e85c45SJesse Gross VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 204372e85c45SJesse Gross VMXNET3_CMD_UPDATE_VLAN_FILTERS); 2044d1a890faSShreyas Bhatewara } 2045d1a890faSShreyas Bhatewara 2046d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 2047d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_MAC_FILTERS); 204883d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 2049d1a890faSShreyas Bhatewara 2050d1a890faSShreyas Bhatewara kfree(new_table); 2051d1a890faSShreyas Bhatewara } 2052d1a890faSShreyas Bhatewara 205309c5088eSShreyas Bhatewara void 205409c5088eSShreyas Bhatewara vmxnet3_rq_destroy_all(struct vmxnet3_adapter *adapter) 205509c5088eSShreyas Bhatewara { 205609c5088eSShreyas Bhatewara int i; 205709c5088eSShreyas Bhatewara 205809c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 205909c5088eSShreyas Bhatewara vmxnet3_rq_destroy(&adapter->rx_queue[i], adapter); 206009c5088eSShreyas Bhatewara } 206109c5088eSShreyas Bhatewara 2062d1a890faSShreyas Bhatewara 2063d1a890faSShreyas Bhatewara /* 2064d1a890faSShreyas Bhatewara * Set up driver_shared based on settings in adapter. 2065d1a890faSShreyas Bhatewara */ 2066d1a890faSShreyas Bhatewara 2067d1a890faSShreyas Bhatewara static void 2068d1a890faSShreyas Bhatewara vmxnet3_setup_driver_shared(struct vmxnet3_adapter *adapter) 2069d1a890faSShreyas Bhatewara { 2070d1a890faSShreyas Bhatewara struct Vmxnet3_DriverShared *shared = adapter->shared; 2071d1a890faSShreyas Bhatewara struct Vmxnet3_DSDevRead *devRead = &shared->devRead; 2072d1a890faSShreyas Bhatewara struct Vmxnet3_TxQueueConf *tqc; 2073d1a890faSShreyas Bhatewara struct Vmxnet3_RxQueueConf *rqc; 2074d1a890faSShreyas Bhatewara int i; 2075d1a890faSShreyas Bhatewara 2076d1a890faSShreyas Bhatewara memset(shared, 0, sizeof(*shared)); 2077d1a890faSShreyas Bhatewara 2078d1a890faSShreyas Bhatewara /* driver settings */ 2079115924b6SShreyas Bhatewara shared->magic = cpu_to_le32(VMXNET3_REV1_MAGIC); 2080115924b6SShreyas Bhatewara devRead->misc.driverInfo.version = cpu_to_le32( 2081115924b6SShreyas Bhatewara VMXNET3_DRIVER_VERSION_NUM); 2082d1a890faSShreyas Bhatewara devRead->misc.driverInfo.gos.gosBits = (sizeof(void *) == 4 ? 2083d1a890faSShreyas Bhatewara VMXNET3_GOS_BITS_32 : VMXNET3_GOS_BITS_64); 2084d1a890faSShreyas Bhatewara devRead->misc.driverInfo.gos.gosType = VMXNET3_GOS_TYPE_LINUX; 2085115924b6SShreyas Bhatewara *((u32 *)&devRead->misc.driverInfo.gos) = cpu_to_le32( 2086115924b6SShreyas Bhatewara *((u32 *)&devRead->misc.driverInfo.gos)); 2087115924b6SShreyas Bhatewara devRead->misc.driverInfo.vmxnet3RevSpt = cpu_to_le32(1); 2088115924b6SShreyas Bhatewara devRead->misc.driverInfo.uptVerSpt = cpu_to_le32(1); 2089d1a890faSShreyas Bhatewara 2090115924b6SShreyas Bhatewara devRead->misc.ddPA = cpu_to_le64(virt_to_phys(adapter)); 2091115924b6SShreyas Bhatewara devRead->misc.ddLen = cpu_to_le32(sizeof(struct vmxnet3_adapter)); 2092d1a890faSShreyas Bhatewara 2093d1a890faSShreyas Bhatewara /* set up feature flags */ 2094a0d2730cSMichał Mirosław if (adapter->netdev->features & NETIF_F_RXCSUM) 20953843e515SHarvey Harrison devRead->misc.uptFeatures |= UPT1_F_RXCSUM; 2096d1a890faSShreyas Bhatewara 2097a0d2730cSMichał Mirosław if (adapter->netdev->features & NETIF_F_LRO) { 20983843e515SHarvey Harrison devRead->misc.uptFeatures |= UPT1_F_LRO; 2099115924b6SShreyas Bhatewara devRead->misc.maxNumRxSG = cpu_to_le16(1 + MAX_SKB_FRAGS); 2100d1a890faSShreyas Bhatewara } 210154da3d00SShreyas Bhatewara if (adapter->netdev->features & NETIF_F_HW_VLAN_RX) 21023843e515SHarvey Harrison devRead->misc.uptFeatures |= UPT1_F_RXVLAN; 2103d1a890faSShreyas Bhatewara 2104115924b6SShreyas Bhatewara devRead->misc.mtu = cpu_to_le32(adapter->netdev->mtu); 2105115924b6SShreyas Bhatewara devRead->misc.queueDescPA = cpu_to_le64(adapter->queue_desc_pa); 2106115924b6SShreyas Bhatewara devRead->misc.queueDescLen = cpu_to_le32( 210709c5088eSShreyas Bhatewara adapter->num_tx_queues * sizeof(struct Vmxnet3_TxQueueDesc) + 210809c5088eSShreyas Bhatewara adapter->num_rx_queues * sizeof(struct Vmxnet3_RxQueueDesc)); 2109d1a890faSShreyas Bhatewara 2110d1a890faSShreyas Bhatewara /* tx queue settings */ 211109c5088eSShreyas Bhatewara devRead->misc.numTxQueues = adapter->num_tx_queues; 211209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) { 211309c5088eSShreyas Bhatewara struct vmxnet3_tx_queue *tq = &adapter->tx_queue[i]; 211409c5088eSShreyas Bhatewara BUG_ON(adapter->tx_queue[i].tx_ring.base == NULL); 211509c5088eSShreyas Bhatewara tqc = &adapter->tqd_start[i].conf; 211609c5088eSShreyas Bhatewara tqc->txRingBasePA = cpu_to_le64(tq->tx_ring.basePA); 211709c5088eSShreyas Bhatewara tqc->dataRingBasePA = cpu_to_le64(tq->data_ring.basePA); 211809c5088eSShreyas Bhatewara tqc->compRingBasePA = cpu_to_le64(tq->comp_ring.basePA); 211909c5088eSShreyas Bhatewara tqc->ddPA = cpu_to_le64(virt_to_phys(tq->buf_info)); 212009c5088eSShreyas Bhatewara tqc->txRingSize = cpu_to_le32(tq->tx_ring.size); 212109c5088eSShreyas Bhatewara tqc->dataRingSize = cpu_to_le32(tq->data_ring.size); 212209c5088eSShreyas Bhatewara tqc->compRingSize = cpu_to_le32(tq->comp_ring.size); 212309c5088eSShreyas Bhatewara tqc->ddLen = cpu_to_le32( 212409c5088eSShreyas Bhatewara sizeof(struct vmxnet3_tx_buf_info) * 2125115924b6SShreyas Bhatewara tqc->txRingSize); 212609c5088eSShreyas Bhatewara tqc->intrIdx = tq->comp_ring.intr_idx; 212709c5088eSShreyas Bhatewara } 2128d1a890faSShreyas Bhatewara 2129d1a890faSShreyas Bhatewara /* rx queue settings */ 213009c5088eSShreyas Bhatewara devRead->misc.numRxQueues = adapter->num_rx_queues; 213109c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 213209c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i]; 213309c5088eSShreyas Bhatewara rqc = &adapter->rqd_start[i].conf; 213409c5088eSShreyas Bhatewara rqc->rxRingBasePA[0] = cpu_to_le64(rq->rx_ring[0].basePA); 213509c5088eSShreyas Bhatewara rqc->rxRingBasePA[1] = cpu_to_le64(rq->rx_ring[1].basePA); 213609c5088eSShreyas Bhatewara rqc->compRingBasePA = cpu_to_le64(rq->comp_ring.basePA); 2137115924b6SShreyas Bhatewara rqc->ddPA = cpu_to_le64(virt_to_phys( 213809c5088eSShreyas Bhatewara rq->buf_info)); 213909c5088eSShreyas Bhatewara rqc->rxRingSize[0] = cpu_to_le32(rq->rx_ring[0].size); 214009c5088eSShreyas Bhatewara rqc->rxRingSize[1] = cpu_to_le32(rq->rx_ring[1].size); 214109c5088eSShreyas Bhatewara rqc->compRingSize = cpu_to_le32(rq->comp_ring.size); 214209c5088eSShreyas Bhatewara rqc->ddLen = cpu_to_le32( 214309c5088eSShreyas Bhatewara sizeof(struct vmxnet3_rx_buf_info) * 214409c5088eSShreyas Bhatewara (rqc->rxRingSize[0] + 214509c5088eSShreyas Bhatewara rqc->rxRingSize[1])); 214609c5088eSShreyas Bhatewara rqc->intrIdx = rq->comp_ring.intr_idx; 214709c5088eSShreyas Bhatewara } 214809c5088eSShreyas Bhatewara 214909c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 215009c5088eSShreyas Bhatewara memset(adapter->rss_conf, 0, sizeof(*adapter->rss_conf)); 215109c5088eSShreyas Bhatewara 215209c5088eSShreyas Bhatewara if (adapter->rss) { 215309c5088eSShreyas Bhatewara struct UPT1_RSSConf *rssConf = adapter->rss_conf; 215409c5088eSShreyas Bhatewara devRead->misc.uptFeatures |= UPT1_F_RSS; 215509c5088eSShreyas Bhatewara devRead->misc.numRxQueues = adapter->num_rx_queues; 215609c5088eSShreyas Bhatewara rssConf->hashType = UPT1_RSS_HASH_TYPE_TCP_IPV4 | 215709c5088eSShreyas Bhatewara UPT1_RSS_HASH_TYPE_IPV4 | 215809c5088eSShreyas Bhatewara UPT1_RSS_HASH_TYPE_TCP_IPV6 | 215909c5088eSShreyas Bhatewara UPT1_RSS_HASH_TYPE_IPV6; 216009c5088eSShreyas Bhatewara rssConf->hashFunc = UPT1_RSS_HASH_FUNC_TOEPLITZ; 216109c5088eSShreyas Bhatewara rssConf->hashKeySize = UPT1_RSS_MAX_KEY_SIZE; 216209c5088eSShreyas Bhatewara rssConf->indTableSize = VMXNET3_RSS_IND_TABLE_SIZE; 216309c5088eSShreyas Bhatewara get_random_bytes(&rssConf->hashKey[0], rssConf->hashKeySize); 216409c5088eSShreyas Bhatewara for (i = 0; i < rssConf->indTableSize; i++) 2165278bc429SBen Hutchings rssConf->indTable[i] = ethtool_rxfh_indir_default( 2166278bc429SBen Hutchings i, adapter->num_rx_queues); 216709c5088eSShreyas Bhatewara 216809c5088eSShreyas Bhatewara devRead->rssConfDesc.confVer = 1; 216909c5088eSShreyas Bhatewara devRead->rssConfDesc.confLen = sizeof(*rssConf); 217009c5088eSShreyas Bhatewara devRead->rssConfDesc.confPA = virt_to_phys(rssConf); 217109c5088eSShreyas Bhatewara } 217209c5088eSShreyas Bhatewara 217309c5088eSShreyas Bhatewara #endif /* VMXNET3_RSS */ 2174d1a890faSShreyas Bhatewara 2175d1a890faSShreyas Bhatewara /* intr settings */ 2176d1a890faSShreyas Bhatewara devRead->intrConf.autoMask = adapter->intr.mask_mode == 2177d1a890faSShreyas Bhatewara VMXNET3_IMM_AUTO; 2178d1a890faSShreyas Bhatewara devRead->intrConf.numIntrs = adapter->intr.num_intrs; 2179d1a890faSShreyas Bhatewara for (i = 0; i < adapter->intr.num_intrs; i++) 2180d1a890faSShreyas Bhatewara devRead->intrConf.modLevels[i] = adapter->intr.mod_levels[i]; 2181d1a890faSShreyas Bhatewara 2182d1a890faSShreyas Bhatewara devRead->intrConf.eventIntrIdx = adapter->intr.event_intr_idx; 21836929fe8aSRonghua Zang devRead->intrConf.intrCtrl |= cpu_to_le32(VMXNET3_IC_DISABLE_ALL); 2184d1a890faSShreyas Bhatewara 2185d1a890faSShreyas Bhatewara /* rx filter settings */ 2186d1a890faSShreyas Bhatewara devRead->rxFilterConf.rxMode = 0; 2187d1a890faSShreyas Bhatewara vmxnet3_restore_vlan(adapter); 2188f9f25026SShreyas Bhatewara vmxnet3_write_mac_addr(adapter, adapter->netdev->dev_addr); 2189f9f25026SShreyas Bhatewara 2190d1a890faSShreyas Bhatewara /* the rest are already zeroed */ 2191d1a890faSShreyas Bhatewara } 2192d1a890faSShreyas Bhatewara 2193d1a890faSShreyas Bhatewara 2194d1a890faSShreyas Bhatewara int 2195d1a890faSShreyas Bhatewara vmxnet3_activate_dev(struct vmxnet3_adapter *adapter) 2196d1a890faSShreyas Bhatewara { 219709c5088eSShreyas Bhatewara int err, i; 2198d1a890faSShreyas Bhatewara u32 ret; 219983d0feffSShreyas Bhatewara unsigned long flags; 2200d1a890faSShreyas Bhatewara 220109c5088eSShreyas Bhatewara dev_dbg(&adapter->netdev->dev, "%s: skb_buf_size %d, rx_buf_per_pkt %d," 220209c5088eSShreyas Bhatewara " ring sizes %u %u %u\n", adapter->netdev->name, 220309c5088eSShreyas Bhatewara adapter->skb_buf_size, adapter->rx_buf_per_pkt, 220409c5088eSShreyas Bhatewara adapter->tx_queue[0].tx_ring.size, 220509c5088eSShreyas Bhatewara adapter->rx_queue[0].rx_ring[0].size, 220609c5088eSShreyas Bhatewara adapter->rx_queue[0].rx_ring[1].size); 2207d1a890faSShreyas Bhatewara 220809c5088eSShreyas Bhatewara vmxnet3_tq_init_all(adapter); 220909c5088eSShreyas Bhatewara err = vmxnet3_rq_init_all(adapter); 2210d1a890faSShreyas Bhatewara if (err) { 2211d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to init rx queue for %s: error %d\n", 2212d1a890faSShreyas Bhatewara adapter->netdev->name, err); 2213d1a890faSShreyas Bhatewara goto rq_err; 2214d1a890faSShreyas Bhatewara } 2215d1a890faSShreyas Bhatewara 2216d1a890faSShreyas Bhatewara err = vmxnet3_request_irqs(adapter); 2217d1a890faSShreyas Bhatewara if (err) { 2218d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to setup irq for %s: error %d\n", 2219d1a890faSShreyas Bhatewara adapter->netdev->name, err); 2220d1a890faSShreyas Bhatewara goto irq_err; 2221d1a890faSShreyas Bhatewara } 2222d1a890faSShreyas Bhatewara 2223d1a890faSShreyas Bhatewara vmxnet3_setup_driver_shared(adapter); 2224d1a890faSShreyas Bhatewara 2225115924b6SShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, VMXNET3_GET_ADDR_LO( 2226115924b6SShreyas Bhatewara adapter->shared_pa)); 2227115924b6SShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, VMXNET3_GET_ADDR_HI( 2228115924b6SShreyas Bhatewara adapter->shared_pa)); 222983d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 2230d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 2231d1a890faSShreyas Bhatewara VMXNET3_CMD_ACTIVATE_DEV); 2232d1a890faSShreyas Bhatewara ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD); 223383d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 2234d1a890faSShreyas Bhatewara 2235d1a890faSShreyas Bhatewara if (ret != 0) { 2236d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to activate dev %s: error %u\n", 2237d1a890faSShreyas Bhatewara adapter->netdev->name, ret); 2238d1a890faSShreyas Bhatewara err = -EINVAL; 2239d1a890faSShreyas Bhatewara goto activate_err; 2240d1a890faSShreyas Bhatewara } 224109c5088eSShreyas Bhatewara 224209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 224309c5088eSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, 224409c5088eSShreyas Bhatewara VMXNET3_REG_RXPROD + i * VMXNET3_REG_ALIGN, 224509c5088eSShreyas Bhatewara adapter->rx_queue[i].rx_ring[0].next2fill); 224609c5088eSShreyas Bhatewara VMXNET3_WRITE_BAR0_REG(adapter, (VMXNET3_REG_RXPROD2 + 224709c5088eSShreyas Bhatewara (i * VMXNET3_REG_ALIGN)), 224809c5088eSShreyas Bhatewara adapter->rx_queue[i].rx_ring[1].next2fill); 224909c5088eSShreyas Bhatewara } 2250d1a890faSShreyas Bhatewara 2251d1a890faSShreyas Bhatewara /* Apply the rx filter settins last. */ 2252d1a890faSShreyas Bhatewara vmxnet3_set_mc(adapter->netdev); 2253d1a890faSShreyas Bhatewara 2254d1a890faSShreyas Bhatewara /* 2255d1a890faSShreyas Bhatewara * Check link state when first activating device. It will start the 2256d1a890faSShreyas Bhatewara * tx queue if the link is up. 2257d1a890faSShreyas Bhatewara */ 22584a1745fcSShreyas Bhatewara vmxnet3_check_link(adapter, true); 225909c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 226009c5088eSShreyas Bhatewara napi_enable(&adapter->rx_queue[i].napi); 2261d1a890faSShreyas Bhatewara vmxnet3_enable_all_intrs(adapter); 2262d1a890faSShreyas Bhatewara clear_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state); 2263d1a890faSShreyas Bhatewara return 0; 2264d1a890faSShreyas Bhatewara 2265d1a890faSShreyas Bhatewara activate_err: 2266d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, 0); 2267d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, 0); 2268d1a890faSShreyas Bhatewara vmxnet3_free_irqs(adapter); 2269d1a890faSShreyas Bhatewara irq_err: 2270d1a890faSShreyas Bhatewara rq_err: 2271d1a890faSShreyas Bhatewara /* free up buffers we allocated */ 227209c5088eSShreyas Bhatewara vmxnet3_rq_cleanup_all(adapter); 2273d1a890faSShreyas Bhatewara return err; 2274d1a890faSShreyas Bhatewara } 2275d1a890faSShreyas Bhatewara 2276d1a890faSShreyas Bhatewara 2277d1a890faSShreyas Bhatewara void 2278d1a890faSShreyas Bhatewara vmxnet3_reset_dev(struct vmxnet3_adapter *adapter) 2279d1a890faSShreyas Bhatewara { 228083d0feffSShreyas Bhatewara unsigned long flags; 228183d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 2282d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV); 228383d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 2284d1a890faSShreyas Bhatewara } 2285d1a890faSShreyas Bhatewara 2286d1a890faSShreyas Bhatewara 2287d1a890faSShreyas Bhatewara int 2288d1a890faSShreyas Bhatewara vmxnet3_quiesce_dev(struct vmxnet3_adapter *adapter) 2289d1a890faSShreyas Bhatewara { 229009c5088eSShreyas Bhatewara int i; 229183d0feffSShreyas Bhatewara unsigned long flags; 2292d1a890faSShreyas Bhatewara if (test_and_set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state)) 2293d1a890faSShreyas Bhatewara return 0; 2294d1a890faSShreyas Bhatewara 2295d1a890faSShreyas Bhatewara 229683d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 2297d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 2298d1a890faSShreyas Bhatewara VMXNET3_CMD_QUIESCE_DEV); 229983d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 2300d1a890faSShreyas Bhatewara vmxnet3_disable_all_intrs(adapter); 2301d1a890faSShreyas Bhatewara 230209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 230309c5088eSShreyas Bhatewara napi_disable(&adapter->rx_queue[i].napi); 2304d1a890faSShreyas Bhatewara netif_tx_disable(adapter->netdev); 2305d1a890faSShreyas Bhatewara adapter->link_speed = 0; 2306d1a890faSShreyas Bhatewara netif_carrier_off(adapter->netdev); 2307d1a890faSShreyas Bhatewara 230809c5088eSShreyas Bhatewara vmxnet3_tq_cleanup_all(adapter); 230909c5088eSShreyas Bhatewara vmxnet3_rq_cleanup_all(adapter); 2310d1a890faSShreyas Bhatewara vmxnet3_free_irqs(adapter); 2311d1a890faSShreyas Bhatewara return 0; 2312d1a890faSShreyas Bhatewara } 2313d1a890faSShreyas Bhatewara 2314d1a890faSShreyas Bhatewara 2315d1a890faSShreyas Bhatewara static void 2316d1a890faSShreyas Bhatewara vmxnet3_write_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac) 2317d1a890faSShreyas Bhatewara { 2318d1a890faSShreyas Bhatewara u32 tmp; 2319d1a890faSShreyas Bhatewara 2320d1a890faSShreyas Bhatewara tmp = *(u32 *)mac; 2321d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACL, tmp); 2322d1a890faSShreyas Bhatewara 2323d1a890faSShreyas Bhatewara tmp = (mac[5] << 8) | mac[4]; 2324d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACH, tmp); 2325d1a890faSShreyas Bhatewara } 2326d1a890faSShreyas Bhatewara 2327d1a890faSShreyas Bhatewara 2328d1a890faSShreyas Bhatewara static int 2329d1a890faSShreyas Bhatewara vmxnet3_set_mac_addr(struct net_device *netdev, void *p) 2330d1a890faSShreyas Bhatewara { 2331d1a890faSShreyas Bhatewara struct sockaddr *addr = p; 2332d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 2333d1a890faSShreyas Bhatewara 2334d1a890faSShreyas Bhatewara memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len); 2335d1a890faSShreyas Bhatewara vmxnet3_write_mac_addr(adapter, addr->sa_data); 2336d1a890faSShreyas Bhatewara 2337d1a890faSShreyas Bhatewara return 0; 2338d1a890faSShreyas Bhatewara } 2339d1a890faSShreyas Bhatewara 2340d1a890faSShreyas Bhatewara 2341d1a890faSShreyas Bhatewara /* ==================== initialization and cleanup routines ============ */ 2342d1a890faSShreyas Bhatewara 2343d1a890faSShreyas Bhatewara static int 2344d1a890faSShreyas Bhatewara vmxnet3_alloc_pci_resources(struct vmxnet3_adapter *adapter, bool *dma64) 2345d1a890faSShreyas Bhatewara { 2346d1a890faSShreyas Bhatewara int err; 2347d1a890faSShreyas Bhatewara unsigned long mmio_start, mmio_len; 2348d1a890faSShreyas Bhatewara struct pci_dev *pdev = adapter->pdev; 2349d1a890faSShreyas Bhatewara 2350d1a890faSShreyas Bhatewara err = pci_enable_device(pdev); 2351d1a890faSShreyas Bhatewara if (err) { 2352d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to enable adapter %s: error %d\n", 2353d1a890faSShreyas Bhatewara pci_name(pdev), err); 2354d1a890faSShreyas Bhatewara return err; 2355d1a890faSShreyas Bhatewara } 2356d1a890faSShreyas Bhatewara 2357d1a890faSShreyas Bhatewara if (pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) == 0) { 2358d1a890faSShreyas Bhatewara if (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)) != 0) { 2359d1a890faSShreyas Bhatewara printk(KERN_ERR "pci_set_consistent_dma_mask failed " 2360d1a890faSShreyas Bhatewara "for adapter %s\n", pci_name(pdev)); 2361d1a890faSShreyas Bhatewara err = -EIO; 2362d1a890faSShreyas Bhatewara goto err_set_mask; 2363d1a890faSShreyas Bhatewara } 2364d1a890faSShreyas Bhatewara *dma64 = true; 2365d1a890faSShreyas Bhatewara } else { 2366d1a890faSShreyas Bhatewara if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) { 2367d1a890faSShreyas Bhatewara printk(KERN_ERR "pci_set_dma_mask failed for adapter " 2368d1a890faSShreyas Bhatewara "%s\n", pci_name(pdev)); 2369d1a890faSShreyas Bhatewara err = -EIO; 2370d1a890faSShreyas Bhatewara goto err_set_mask; 2371d1a890faSShreyas Bhatewara } 2372d1a890faSShreyas Bhatewara *dma64 = false; 2373d1a890faSShreyas Bhatewara } 2374d1a890faSShreyas Bhatewara 2375d1a890faSShreyas Bhatewara err = pci_request_selected_regions(pdev, (1 << 2) - 1, 2376d1a890faSShreyas Bhatewara vmxnet3_driver_name); 2377d1a890faSShreyas Bhatewara if (err) { 2378d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to request region for adapter %s: " 2379d1a890faSShreyas Bhatewara "error %d\n", pci_name(pdev), err); 2380d1a890faSShreyas Bhatewara goto err_set_mask; 2381d1a890faSShreyas Bhatewara } 2382d1a890faSShreyas Bhatewara 2383d1a890faSShreyas Bhatewara pci_set_master(pdev); 2384d1a890faSShreyas Bhatewara 2385d1a890faSShreyas Bhatewara mmio_start = pci_resource_start(pdev, 0); 2386d1a890faSShreyas Bhatewara mmio_len = pci_resource_len(pdev, 0); 2387d1a890faSShreyas Bhatewara adapter->hw_addr0 = ioremap(mmio_start, mmio_len); 2388d1a890faSShreyas Bhatewara if (!adapter->hw_addr0) { 2389d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to map bar0 for adapter %s\n", 2390d1a890faSShreyas Bhatewara pci_name(pdev)); 2391d1a890faSShreyas Bhatewara err = -EIO; 2392d1a890faSShreyas Bhatewara goto err_ioremap; 2393d1a890faSShreyas Bhatewara } 2394d1a890faSShreyas Bhatewara 2395d1a890faSShreyas Bhatewara mmio_start = pci_resource_start(pdev, 1); 2396d1a890faSShreyas Bhatewara mmio_len = pci_resource_len(pdev, 1); 2397d1a890faSShreyas Bhatewara adapter->hw_addr1 = ioremap(mmio_start, mmio_len); 2398d1a890faSShreyas Bhatewara if (!adapter->hw_addr1) { 2399d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to map bar1 for adapter %s\n", 2400d1a890faSShreyas Bhatewara pci_name(pdev)); 2401d1a890faSShreyas Bhatewara err = -EIO; 2402d1a890faSShreyas Bhatewara goto err_bar1; 2403d1a890faSShreyas Bhatewara } 2404d1a890faSShreyas Bhatewara return 0; 2405d1a890faSShreyas Bhatewara 2406d1a890faSShreyas Bhatewara err_bar1: 2407d1a890faSShreyas Bhatewara iounmap(adapter->hw_addr0); 2408d1a890faSShreyas Bhatewara err_ioremap: 2409d1a890faSShreyas Bhatewara pci_release_selected_regions(pdev, (1 << 2) - 1); 2410d1a890faSShreyas Bhatewara err_set_mask: 2411d1a890faSShreyas Bhatewara pci_disable_device(pdev); 2412d1a890faSShreyas Bhatewara return err; 2413d1a890faSShreyas Bhatewara } 2414d1a890faSShreyas Bhatewara 2415d1a890faSShreyas Bhatewara 2416d1a890faSShreyas Bhatewara static void 2417d1a890faSShreyas Bhatewara vmxnet3_free_pci_resources(struct vmxnet3_adapter *adapter) 2418d1a890faSShreyas Bhatewara { 2419d1a890faSShreyas Bhatewara BUG_ON(!adapter->pdev); 2420d1a890faSShreyas Bhatewara 2421d1a890faSShreyas Bhatewara iounmap(adapter->hw_addr0); 2422d1a890faSShreyas Bhatewara iounmap(adapter->hw_addr1); 2423d1a890faSShreyas Bhatewara pci_release_selected_regions(adapter->pdev, (1 << 2) - 1); 2424d1a890faSShreyas Bhatewara pci_disable_device(adapter->pdev); 2425d1a890faSShreyas Bhatewara } 2426d1a890faSShreyas Bhatewara 2427d1a890faSShreyas Bhatewara 2428d1a890faSShreyas Bhatewara static void 2429d1a890faSShreyas Bhatewara vmxnet3_adjust_rx_ring_size(struct vmxnet3_adapter *adapter) 2430d1a890faSShreyas Bhatewara { 243109c5088eSShreyas Bhatewara size_t sz, i, ring0_size, ring1_size, comp_size; 243209c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = &adapter->rx_queue[0]; 243309c5088eSShreyas Bhatewara 2434d1a890faSShreyas Bhatewara 2435d1a890faSShreyas Bhatewara if (adapter->netdev->mtu <= VMXNET3_MAX_SKB_BUF_SIZE - 2436d1a890faSShreyas Bhatewara VMXNET3_MAX_ETH_HDR_SIZE) { 2437d1a890faSShreyas Bhatewara adapter->skb_buf_size = adapter->netdev->mtu + 2438d1a890faSShreyas Bhatewara VMXNET3_MAX_ETH_HDR_SIZE; 2439d1a890faSShreyas Bhatewara if (adapter->skb_buf_size < VMXNET3_MIN_T0_BUF_SIZE) 2440d1a890faSShreyas Bhatewara adapter->skb_buf_size = VMXNET3_MIN_T0_BUF_SIZE; 2441d1a890faSShreyas Bhatewara 2442d1a890faSShreyas Bhatewara adapter->rx_buf_per_pkt = 1; 2443d1a890faSShreyas Bhatewara } else { 2444d1a890faSShreyas Bhatewara adapter->skb_buf_size = VMXNET3_MAX_SKB_BUF_SIZE; 2445d1a890faSShreyas Bhatewara sz = adapter->netdev->mtu - VMXNET3_MAX_SKB_BUF_SIZE + 2446d1a890faSShreyas Bhatewara VMXNET3_MAX_ETH_HDR_SIZE; 2447d1a890faSShreyas Bhatewara adapter->rx_buf_per_pkt = 1 + (sz + PAGE_SIZE - 1) / PAGE_SIZE; 2448d1a890faSShreyas Bhatewara } 2449d1a890faSShreyas Bhatewara 2450d1a890faSShreyas Bhatewara /* 2451d1a890faSShreyas Bhatewara * for simplicity, force the ring0 size to be a multiple of 2452d1a890faSShreyas Bhatewara * rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN 2453d1a890faSShreyas Bhatewara */ 2454d1a890faSShreyas Bhatewara sz = adapter->rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN; 245509c5088eSShreyas Bhatewara ring0_size = adapter->rx_queue[0].rx_ring[0].size; 245609c5088eSShreyas Bhatewara ring0_size = (ring0_size + sz - 1) / sz * sz; 2457a53255d3SShreyas Bhatewara ring0_size = min_t(u32, ring0_size, VMXNET3_RX_RING_MAX_SIZE / 245809c5088eSShreyas Bhatewara sz * sz); 245909c5088eSShreyas Bhatewara ring1_size = adapter->rx_queue[0].rx_ring[1].size; 246009c5088eSShreyas Bhatewara comp_size = ring0_size + ring1_size; 246109c5088eSShreyas Bhatewara 246209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 246309c5088eSShreyas Bhatewara rq = &adapter->rx_queue[i]; 246409c5088eSShreyas Bhatewara rq->rx_ring[0].size = ring0_size; 246509c5088eSShreyas Bhatewara rq->rx_ring[1].size = ring1_size; 246609c5088eSShreyas Bhatewara rq->comp_ring.size = comp_size; 246709c5088eSShreyas Bhatewara } 2468d1a890faSShreyas Bhatewara } 2469d1a890faSShreyas Bhatewara 2470d1a890faSShreyas Bhatewara 2471d1a890faSShreyas Bhatewara int 2472d1a890faSShreyas Bhatewara vmxnet3_create_queues(struct vmxnet3_adapter *adapter, u32 tx_ring_size, 2473d1a890faSShreyas Bhatewara u32 rx_ring_size, u32 rx_ring2_size) 2474d1a890faSShreyas Bhatewara { 247509c5088eSShreyas Bhatewara int err = 0, i; 2476d1a890faSShreyas Bhatewara 247709c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) { 247809c5088eSShreyas Bhatewara struct vmxnet3_tx_queue *tq = &adapter->tx_queue[i]; 247909c5088eSShreyas Bhatewara tq->tx_ring.size = tx_ring_size; 248009c5088eSShreyas Bhatewara tq->data_ring.size = tx_ring_size; 248109c5088eSShreyas Bhatewara tq->comp_ring.size = tx_ring_size; 248209c5088eSShreyas Bhatewara tq->shared = &adapter->tqd_start[i].ctrl; 248309c5088eSShreyas Bhatewara tq->stopped = true; 248409c5088eSShreyas Bhatewara tq->adapter = adapter; 248509c5088eSShreyas Bhatewara tq->qid = i; 248609c5088eSShreyas Bhatewara err = vmxnet3_tq_create(tq, adapter); 248709c5088eSShreyas Bhatewara /* 248809c5088eSShreyas Bhatewara * Too late to change num_tx_queues. We cannot do away with 248909c5088eSShreyas Bhatewara * lesser number of queues than what we asked for 249009c5088eSShreyas Bhatewara */ 2491d1a890faSShreyas Bhatewara if (err) 249209c5088eSShreyas Bhatewara goto queue_err; 249309c5088eSShreyas Bhatewara } 2494d1a890faSShreyas Bhatewara 249509c5088eSShreyas Bhatewara adapter->rx_queue[0].rx_ring[0].size = rx_ring_size; 249609c5088eSShreyas Bhatewara adapter->rx_queue[0].rx_ring[1].size = rx_ring2_size; 2497d1a890faSShreyas Bhatewara vmxnet3_adjust_rx_ring_size(adapter); 249809c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 249909c5088eSShreyas Bhatewara struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i]; 250009c5088eSShreyas Bhatewara /* qid and qid2 for rx queues will be assigned later when num 250109c5088eSShreyas Bhatewara * of rx queues is finalized after allocating intrs */ 250209c5088eSShreyas Bhatewara rq->shared = &adapter->rqd_start[i].ctrl; 250309c5088eSShreyas Bhatewara rq->adapter = adapter; 250409c5088eSShreyas Bhatewara err = vmxnet3_rq_create(rq, adapter); 250509c5088eSShreyas Bhatewara if (err) { 250609c5088eSShreyas Bhatewara if (i == 0) { 250709c5088eSShreyas Bhatewara printk(KERN_ERR "Could not allocate any rx" 250809c5088eSShreyas Bhatewara "queues. Aborting.\n"); 250909c5088eSShreyas Bhatewara goto queue_err; 251009c5088eSShreyas Bhatewara } else { 251109c5088eSShreyas Bhatewara printk(KERN_INFO "Number of rx queues changed " 251209c5088eSShreyas Bhatewara "to : %d.\n", i); 251309c5088eSShreyas Bhatewara adapter->num_rx_queues = i; 251409c5088eSShreyas Bhatewara err = 0; 251509c5088eSShreyas Bhatewara break; 251609c5088eSShreyas Bhatewara } 251709c5088eSShreyas Bhatewara } 251809c5088eSShreyas Bhatewara } 251909c5088eSShreyas Bhatewara return err; 252009c5088eSShreyas Bhatewara queue_err: 252109c5088eSShreyas Bhatewara vmxnet3_tq_destroy_all(adapter); 2522d1a890faSShreyas Bhatewara return err; 2523d1a890faSShreyas Bhatewara } 2524d1a890faSShreyas Bhatewara 2525d1a890faSShreyas Bhatewara static int 2526d1a890faSShreyas Bhatewara vmxnet3_open(struct net_device *netdev) 2527d1a890faSShreyas Bhatewara { 2528d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter; 252909c5088eSShreyas Bhatewara int err, i; 2530d1a890faSShreyas Bhatewara 2531d1a890faSShreyas Bhatewara adapter = netdev_priv(netdev); 2532d1a890faSShreyas Bhatewara 253309c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_tx_queues; i++) 253409c5088eSShreyas Bhatewara spin_lock_init(&adapter->tx_queue[i].tx_lock); 2535d1a890faSShreyas Bhatewara 2536d1a890faSShreyas Bhatewara err = vmxnet3_create_queues(adapter, VMXNET3_DEF_TX_RING_SIZE, 2537d1a890faSShreyas Bhatewara VMXNET3_DEF_RX_RING_SIZE, 2538d1a890faSShreyas Bhatewara VMXNET3_DEF_RX_RING_SIZE); 2539d1a890faSShreyas Bhatewara if (err) 2540d1a890faSShreyas Bhatewara goto queue_err; 2541d1a890faSShreyas Bhatewara 2542d1a890faSShreyas Bhatewara err = vmxnet3_activate_dev(adapter); 2543d1a890faSShreyas Bhatewara if (err) 2544d1a890faSShreyas Bhatewara goto activate_err; 2545d1a890faSShreyas Bhatewara 2546d1a890faSShreyas Bhatewara return 0; 2547d1a890faSShreyas Bhatewara 2548d1a890faSShreyas Bhatewara activate_err: 254909c5088eSShreyas Bhatewara vmxnet3_rq_destroy_all(adapter); 255009c5088eSShreyas Bhatewara vmxnet3_tq_destroy_all(adapter); 2551d1a890faSShreyas Bhatewara queue_err: 2552d1a890faSShreyas Bhatewara return err; 2553d1a890faSShreyas Bhatewara } 2554d1a890faSShreyas Bhatewara 2555d1a890faSShreyas Bhatewara 2556d1a890faSShreyas Bhatewara static int 2557d1a890faSShreyas Bhatewara vmxnet3_close(struct net_device *netdev) 2558d1a890faSShreyas Bhatewara { 2559d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 2560d1a890faSShreyas Bhatewara 2561d1a890faSShreyas Bhatewara /* 2562d1a890faSShreyas Bhatewara * Reset_work may be in the middle of resetting the device, wait for its 2563d1a890faSShreyas Bhatewara * completion. 2564d1a890faSShreyas Bhatewara */ 2565d1a890faSShreyas Bhatewara while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state)) 2566d1a890faSShreyas Bhatewara msleep(1); 2567d1a890faSShreyas Bhatewara 2568d1a890faSShreyas Bhatewara vmxnet3_quiesce_dev(adapter); 2569d1a890faSShreyas Bhatewara 257009c5088eSShreyas Bhatewara vmxnet3_rq_destroy_all(adapter); 257109c5088eSShreyas Bhatewara vmxnet3_tq_destroy_all(adapter); 2572d1a890faSShreyas Bhatewara 2573d1a890faSShreyas Bhatewara clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state); 2574d1a890faSShreyas Bhatewara 2575d1a890faSShreyas Bhatewara 2576d1a890faSShreyas Bhatewara return 0; 2577d1a890faSShreyas Bhatewara } 2578d1a890faSShreyas Bhatewara 2579d1a890faSShreyas Bhatewara 2580d1a890faSShreyas Bhatewara void 2581d1a890faSShreyas Bhatewara vmxnet3_force_close(struct vmxnet3_adapter *adapter) 2582d1a890faSShreyas Bhatewara { 258309c5088eSShreyas Bhatewara int i; 258409c5088eSShreyas Bhatewara 2585d1a890faSShreyas Bhatewara /* 2586d1a890faSShreyas Bhatewara * we must clear VMXNET3_STATE_BIT_RESETTING, otherwise 2587d1a890faSShreyas Bhatewara * vmxnet3_close() will deadlock. 2588d1a890faSShreyas Bhatewara */ 2589d1a890faSShreyas Bhatewara BUG_ON(test_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state)); 2590d1a890faSShreyas Bhatewara 2591d1a890faSShreyas Bhatewara /* we need to enable NAPI, otherwise dev_close will deadlock */ 259209c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 259309c5088eSShreyas Bhatewara napi_enable(&adapter->rx_queue[i].napi); 2594d1a890faSShreyas Bhatewara dev_close(adapter->netdev); 2595d1a890faSShreyas Bhatewara } 2596d1a890faSShreyas Bhatewara 2597d1a890faSShreyas Bhatewara 2598d1a890faSShreyas Bhatewara static int 2599d1a890faSShreyas Bhatewara vmxnet3_change_mtu(struct net_device *netdev, int new_mtu) 2600d1a890faSShreyas Bhatewara { 2601d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 2602d1a890faSShreyas Bhatewara int err = 0; 2603d1a890faSShreyas Bhatewara 2604d1a890faSShreyas Bhatewara if (new_mtu < VMXNET3_MIN_MTU || new_mtu > VMXNET3_MAX_MTU) 2605d1a890faSShreyas Bhatewara return -EINVAL; 2606d1a890faSShreyas Bhatewara 2607d1a890faSShreyas Bhatewara netdev->mtu = new_mtu; 2608d1a890faSShreyas Bhatewara 2609d1a890faSShreyas Bhatewara /* 2610d1a890faSShreyas Bhatewara * Reset_work may be in the middle of resetting the device, wait for its 2611d1a890faSShreyas Bhatewara * completion. 2612d1a890faSShreyas Bhatewara */ 2613d1a890faSShreyas Bhatewara while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state)) 2614d1a890faSShreyas Bhatewara msleep(1); 2615d1a890faSShreyas Bhatewara 2616d1a890faSShreyas Bhatewara if (netif_running(netdev)) { 2617d1a890faSShreyas Bhatewara vmxnet3_quiesce_dev(adapter); 2618d1a890faSShreyas Bhatewara vmxnet3_reset_dev(adapter); 2619d1a890faSShreyas Bhatewara 2620d1a890faSShreyas Bhatewara /* we need to re-create the rx queue based on the new mtu */ 262109c5088eSShreyas Bhatewara vmxnet3_rq_destroy_all(adapter); 2622d1a890faSShreyas Bhatewara vmxnet3_adjust_rx_ring_size(adapter); 262309c5088eSShreyas Bhatewara err = vmxnet3_rq_create_all(adapter); 2624d1a890faSShreyas Bhatewara if (err) { 262509c5088eSShreyas Bhatewara printk(KERN_ERR "%s: failed to re-create rx queues," 2626d1a890faSShreyas Bhatewara " error %d. Closing it.\n", netdev->name, err); 2627d1a890faSShreyas Bhatewara goto out; 2628d1a890faSShreyas Bhatewara } 2629d1a890faSShreyas Bhatewara 2630d1a890faSShreyas Bhatewara err = vmxnet3_activate_dev(adapter); 2631d1a890faSShreyas Bhatewara if (err) { 2632d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: failed to re-activate, error %d. " 2633d1a890faSShreyas Bhatewara "Closing it\n", netdev->name, err); 2634d1a890faSShreyas Bhatewara goto out; 2635d1a890faSShreyas Bhatewara } 2636d1a890faSShreyas Bhatewara } 2637d1a890faSShreyas Bhatewara 2638d1a890faSShreyas Bhatewara out: 2639d1a890faSShreyas Bhatewara clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state); 2640d1a890faSShreyas Bhatewara if (err) 2641d1a890faSShreyas Bhatewara vmxnet3_force_close(adapter); 2642d1a890faSShreyas Bhatewara 2643d1a890faSShreyas Bhatewara return err; 2644d1a890faSShreyas Bhatewara } 2645d1a890faSShreyas Bhatewara 2646d1a890faSShreyas Bhatewara 2647d1a890faSShreyas Bhatewara static void 2648d1a890faSShreyas Bhatewara vmxnet3_declare_features(struct vmxnet3_adapter *adapter, bool dma64) 2649d1a890faSShreyas Bhatewara { 2650d1a890faSShreyas Bhatewara struct net_device *netdev = adapter->netdev; 2651d1a890faSShreyas Bhatewara 2652a0d2730cSMichał Mirosław netdev->hw_features = NETIF_F_SG | NETIF_F_RXCSUM | 2653a0d2730cSMichał Mirosław NETIF_F_HW_CSUM | NETIF_F_HW_VLAN_TX | 265472e85c45SJesse Gross NETIF_F_HW_VLAN_RX | NETIF_F_TSO | NETIF_F_TSO6 | 265572e85c45SJesse Gross NETIF_F_LRO; 2656a0d2730cSMichał Mirosław if (dma64) 2657ebbf9295SShreyas Bhatewara netdev->hw_features |= NETIF_F_HIGHDMA; 265872e85c45SJesse Gross netdev->vlan_features = netdev->hw_features & 265972e85c45SJesse Gross ~(NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX); 266072e85c45SJesse Gross netdev->features = netdev->hw_features | NETIF_F_HW_VLAN_FILTER; 2661d1a890faSShreyas Bhatewara 2662a0d2730cSMichał Mirosław netdev_info(adapter->netdev, 2663a0d2730cSMichał Mirosław "features: sg csum vlan jf tso tsoIPv6 lro%s\n", 2664a0d2730cSMichał Mirosław dma64 ? " highDMA" : ""); 2665d1a890faSShreyas Bhatewara } 2666d1a890faSShreyas Bhatewara 2667d1a890faSShreyas Bhatewara 2668d1a890faSShreyas Bhatewara static void 2669d1a890faSShreyas Bhatewara vmxnet3_read_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac) 2670d1a890faSShreyas Bhatewara { 2671d1a890faSShreyas Bhatewara u32 tmp; 2672d1a890faSShreyas Bhatewara 2673d1a890faSShreyas Bhatewara tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACL); 2674d1a890faSShreyas Bhatewara *(u32 *)mac = tmp; 2675d1a890faSShreyas Bhatewara 2676d1a890faSShreyas Bhatewara tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACH); 2677d1a890faSShreyas Bhatewara mac[4] = tmp & 0xff; 2678d1a890faSShreyas Bhatewara mac[5] = (tmp >> 8) & 0xff; 2679d1a890faSShreyas Bhatewara } 2680d1a890faSShreyas Bhatewara 268109c5088eSShreyas Bhatewara #ifdef CONFIG_PCI_MSI 268209c5088eSShreyas Bhatewara 268309c5088eSShreyas Bhatewara /* 268409c5088eSShreyas Bhatewara * Enable MSIx vectors. 268509c5088eSShreyas Bhatewara * Returns : 268609c5088eSShreyas Bhatewara * 0 on successful enabling of required vectors, 268725985edcSLucas De Marchi * VMXNET3_LINUX_MIN_MSIX_VECT when only minimum number of vectors required 268809c5088eSShreyas Bhatewara * could be enabled. 268909c5088eSShreyas Bhatewara * number of vectors which can be enabled otherwise (this number is smaller 269009c5088eSShreyas Bhatewara * than VMXNET3_LINUX_MIN_MSIX_VECT) 269109c5088eSShreyas Bhatewara */ 269209c5088eSShreyas Bhatewara 269309c5088eSShreyas Bhatewara static int 269409c5088eSShreyas Bhatewara vmxnet3_acquire_msix_vectors(struct vmxnet3_adapter *adapter, 269509c5088eSShreyas Bhatewara int vectors) 269609c5088eSShreyas Bhatewara { 269709c5088eSShreyas Bhatewara int err = 0, vector_threshold; 269809c5088eSShreyas Bhatewara vector_threshold = VMXNET3_LINUX_MIN_MSIX_VECT; 269909c5088eSShreyas Bhatewara 270009c5088eSShreyas Bhatewara while (vectors >= vector_threshold) { 270109c5088eSShreyas Bhatewara err = pci_enable_msix(adapter->pdev, adapter->intr.msix_entries, 270209c5088eSShreyas Bhatewara vectors); 270309c5088eSShreyas Bhatewara if (!err) { 270409c5088eSShreyas Bhatewara adapter->intr.num_intrs = vectors; 270509c5088eSShreyas Bhatewara return 0; 270609c5088eSShreyas Bhatewara } else if (err < 0) { 27074c1dc80aSShreyas Bhatewara netdev_err(adapter->netdev, 27084c1dc80aSShreyas Bhatewara "Failed to enable MSI-X, error: %d\n", err); 270909c5088eSShreyas Bhatewara vectors = 0; 271009c5088eSShreyas Bhatewara } else if (err < vector_threshold) { 271109c5088eSShreyas Bhatewara break; 271209c5088eSShreyas Bhatewara } else { 271309c5088eSShreyas Bhatewara /* If fails to enable required number of MSI-x vectors 27147e96fbf2SShreyas Bhatewara * try enabling minimum number of vectors required. 271509c5088eSShreyas Bhatewara */ 27164c1dc80aSShreyas Bhatewara netdev_err(adapter->netdev, 27174c1dc80aSShreyas Bhatewara "Failed to enable %d MSI-X, trying %d instead\n", 27184c1dc80aSShreyas Bhatewara vectors, vector_threshold); 271909c5088eSShreyas Bhatewara vectors = vector_threshold; 272009c5088eSShreyas Bhatewara } 272109c5088eSShreyas Bhatewara } 272209c5088eSShreyas Bhatewara 27234c1dc80aSShreyas Bhatewara netdev_info(adapter->netdev, 27244c1dc80aSShreyas Bhatewara "Number of MSI-X interrupts which can be allocated are lower than min threshold required.\n"); 272509c5088eSShreyas Bhatewara return err; 272609c5088eSShreyas Bhatewara } 272709c5088eSShreyas Bhatewara 272809c5088eSShreyas Bhatewara 272909c5088eSShreyas Bhatewara #endif /* CONFIG_PCI_MSI */ 2730d1a890faSShreyas Bhatewara 2731d1a890faSShreyas Bhatewara static void 2732d1a890faSShreyas Bhatewara vmxnet3_alloc_intr_resources(struct vmxnet3_adapter *adapter) 2733d1a890faSShreyas Bhatewara { 2734d1a890faSShreyas Bhatewara u32 cfg; 2735e328d410SRoland Dreier unsigned long flags; 2736d1a890faSShreyas Bhatewara 2737d1a890faSShreyas Bhatewara /* intr settings */ 2738e328d410SRoland Dreier spin_lock_irqsave(&adapter->cmd_lock, flags); 2739d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 2740d1a890faSShreyas Bhatewara VMXNET3_CMD_GET_CONF_INTR); 2741d1a890faSShreyas Bhatewara cfg = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD); 2742e328d410SRoland Dreier spin_unlock_irqrestore(&adapter->cmd_lock, flags); 2743d1a890faSShreyas Bhatewara adapter->intr.type = cfg & 0x3; 2744d1a890faSShreyas Bhatewara adapter->intr.mask_mode = (cfg >> 2) & 0x3; 2745d1a890faSShreyas Bhatewara 2746d1a890faSShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_AUTO) { 27470bdc0d70SShreyas Bhatewara adapter->intr.type = VMXNET3_IT_MSIX; 27480bdc0d70SShreyas Bhatewara } 2749d1a890faSShreyas Bhatewara 27508f7e524cSRandy Dunlap #ifdef CONFIG_PCI_MSI 27510bdc0d70SShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_MSIX) { 275209c5088eSShreyas Bhatewara int vector, err = 0; 27530bdc0d70SShreyas Bhatewara 275409c5088eSShreyas Bhatewara adapter->intr.num_intrs = (adapter->share_intr == 275509c5088eSShreyas Bhatewara VMXNET3_INTR_TXSHARE) ? 1 : 275609c5088eSShreyas Bhatewara adapter->num_tx_queues; 275709c5088eSShreyas Bhatewara adapter->intr.num_intrs += (adapter->share_intr == 275809c5088eSShreyas Bhatewara VMXNET3_INTR_BUDDYSHARE) ? 0 : 275909c5088eSShreyas Bhatewara adapter->num_rx_queues; 276009c5088eSShreyas Bhatewara adapter->intr.num_intrs += 1; /* for link event */ 276109c5088eSShreyas Bhatewara 276209c5088eSShreyas Bhatewara adapter->intr.num_intrs = (adapter->intr.num_intrs > 276309c5088eSShreyas Bhatewara VMXNET3_LINUX_MIN_MSIX_VECT 276409c5088eSShreyas Bhatewara ? adapter->intr.num_intrs : 276509c5088eSShreyas Bhatewara VMXNET3_LINUX_MIN_MSIX_VECT); 276609c5088eSShreyas Bhatewara 276709c5088eSShreyas Bhatewara for (vector = 0; vector < adapter->intr.num_intrs; vector++) 276809c5088eSShreyas Bhatewara adapter->intr.msix_entries[vector].entry = vector; 276909c5088eSShreyas Bhatewara 277009c5088eSShreyas Bhatewara err = vmxnet3_acquire_msix_vectors(adapter, 277109c5088eSShreyas Bhatewara adapter->intr.num_intrs); 277209c5088eSShreyas Bhatewara /* If we cannot allocate one MSIx vector per queue 277309c5088eSShreyas Bhatewara * then limit the number of rx queues to 1 277409c5088eSShreyas Bhatewara */ 277509c5088eSShreyas Bhatewara if (err == VMXNET3_LINUX_MIN_MSIX_VECT) { 277609c5088eSShreyas Bhatewara if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE 27777e96fbf2SShreyas Bhatewara || adapter->num_rx_queues != 1) { 277809c5088eSShreyas Bhatewara adapter->share_intr = VMXNET3_INTR_TXSHARE; 277909c5088eSShreyas Bhatewara printk(KERN_ERR "Number of rx queues : 1\n"); 278009c5088eSShreyas Bhatewara adapter->num_rx_queues = 1; 278109c5088eSShreyas Bhatewara adapter->intr.num_intrs = 278209c5088eSShreyas Bhatewara VMXNET3_LINUX_MIN_MSIX_VECT; 278309c5088eSShreyas Bhatewara } 2784d1a890faSShreyas Bhatewara return; 2785d1a890faSShreyas Bhatewara } 278609c5088eSShreyas Bhatewara if (!err) 278709c5088eSShreyas Bhatewara return; 278809c5088eSShreyas Bhatewara 278909c5088eSShreyas Bhatewara /* If we cannot allocate MSIx vectors use only one rx queue */ 27904c1dc80aSShreyas Bhatewara netdev_info(adapter->netdev, 27914c1dc80aSShreyas Bhatewara "Failed to enable MSI-X, error %d . Limiting #rx queues to 1, try MSI.\n", 27924c1dc80aSShreyas Bhatewara err); 279309c5088eSShreyas Bhatewara 27940bdc0d70SShreyas Bhatewara adapter->intr.type = VMXNET3_IT_MSI; 27950bdc0d70SShreyas Bhatewara } 2796d1a890faSShreyas Bhatewara 27970bdc0d70SShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_MSI) { 27980bdc0d70SShreyas Bhatewara int err; 2799d1a890faSShreyas Bhatewara err = pci_enable_msi(adapter->pdev); 2800d1a890faSShreyas Bhatewara if (!err) { 280109c5088eSShreyas Bhatewara adapter->num_rx_queues = 1; 2802d1a890faSShreyas Bhatewara adapter->intr.num_intrs = 1; 2803d1a890faSShreyas Bhatewara return; 2804d1a890faSShreyas Bhatewara } 2805d1a890faSShreyas Bhatewara } 28060bdc0d70SShreyas Bhatewara #endif /* CONFIG_PCI_MSI */ 2807d1a890faSShreyas Bhatewara 280809c5088eSShreyas Bhatewara adapter->num_rx_queues = 1; 280909c5088eSShreyas Bhatewara printk(KERN_INFO "Using INTx interrupt, #Rx queues: 1.\n"); 2810d1a890faSShreyas Bhatewara adapter->intr.type = VMXNET3_IT_INTX; 2811d1a890faSShreyas Bhatewara 2812d1a890faSShreyas Bhatewara /* INT-X related setting */ 2813d1a890faSShreyas Bhatewara adapter->intr.num_intrs = 1; 2814d1a890faSShreyas Bhatewara } 2815d1a890faSShreyas Bhatewara 2816d1a890faSShreyas Bhatewara 2817d1a890faSShreyas Bhatewara static void 2818d1a890faSShreyas Bhatewara vmxnet3_free_intr_resources(struct vmxnet3_adapter *adapter) 2819d1a890faSShreyas Bhatewara { 2820d1a890faSShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_MSIX) 2821d1a890faSShreyas Bhatewara pci_disable_msix(adapter->pdev); 2822d1a890faSShreyas Bhatewara else if (adapter->intr.type == VMXNET3_IT_MSI) 2823d1a890faSShreyas Bhatewara pci_disable_msi(adapter->pdev); 2824d1a890faSShreyas Bhatewara else 2825d1a890faSShreyas Bhatewara BUG_ON(adapter->intr.type != VMXNET3_IT_INTX); 2826d1a890faSShreyas Bhatewara } 2827d1a890faSShreyas Bhatewara 2828d1a890faSShreyas Bhatewara 2829d1a890faSShreyas Bhatewara static void 2830d1a890faSShreyas Bhatewara vmxnet3_tx_timeout(struct net_device *netdev) 2831d1a890faSShreyas Bhatewara { 2832d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 2833d1a890faSShreyas Bhatewara adapter->tx_timeout_count++; 2834d1a890faSShreyas Bhatewara 2835d1a890faSShreyas Bhatewara printk(KERN_ERR "%s: tx hang\n", adapter->netdev->name); 2836d1a890faSShreyas Bhatewara schedule_work(&adapter->work); 283709c5088eSShreyas Bhatewara netif_wake_queue(adapter->netdev); 2838d1a890faSShreyas Bhatewara } 2839d1a890faSShreyas Bhatewara 2840d1a890faSShreyas Bhatewara 2841d1a890faSShreyas Bhatewara static void 2842d1a890faSShreyas Bhatewara vmxnet3_reset_work(struct work_struct *data) 2843d1a890faSShreyas Bhatewara { 2844d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter; 2845d1a890faSShreyas Bhatewara 2846d1a890faSShreyas Bhatewara adapter = container_of(data, struct vmxnet3_adapter, work); 2847d1a890faSShreyas Bhatewara 2848d1a890faSShreyas Bhatewara /* if another thread is resetting the device, no need to proceed */ 2849d1a890faSShreyas Bhatewara if (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state)) 2850d1a890faSShreyas Bhatewara return; 2851d1a890faSShreyas Bhatewara 2852d1a890faSShreyas Bhatewara /* if the device is closed, we must leave it alone */ 2853d9a5f210SShreyas Bhatewara rtnl_lock(); 2854d1a890faSShreyas Bhatewara if (netif_running(adapter->netdev)) { 2855d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: resetting\n", adapter->netdev->name); 2856d1a890faSShreyas Bhatewara vmxnet3_quiesce_dev(adapter); 2857d1a890faSShreyas Bhatewara vmxnet3_reset_dev(adapter); 2858d1a890faSShreyas Bhatewara vmxnet3_activate_dev(adapter); 2859d1a890faSShreyas Bhatewara } else { 2860d1a890faSShreyas Bhatewara printk(KERN_INFO "%s: already closed\n", adapter->netdev->name); 2861d1a890faSShreyas Bhatewara } 2862d9a5f210SShreyas Bhatewara rtnl_unlock(); 2863d1a890faSShreyas Bhatewara 2864d1a890faSShreyas Bhatewara clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state); 2865d1a890faSShreyas Bhatewara } 2866d1a890faSShreyas Bhatewara 2867d1a890faSShreyas Bhatewara 2868d1a890faSShreyas Bhatewara static int __devinit 2869d1a890faSShreyas Bhatewara vmxnet3_probe_device(struct pci_dev *pdev, 2870d1a890faSShreyas Bhatewara const struct pci_device_id *id) 2871d1a890faSShreyas Bhatewara { 2872d1a890faSShreyas Bhatewara static const struct net_device_ops vmxnet3_netdev_ops = { 2873d1a890faSShreyas Bhatewara .ndo_open = vmxnet3_open, 2874d1a890faSShreyas Bhatewara .ndo_stop = vmxnet3_close, 2875d1a890faSShreyas Bhatewara .ndo_start_xmit = vmxnet3_xmit_frame, 2876d1a890faSShreyas Bhatewara .ndo_set_mac_address = vmxnet3_set_mac_addr, 2877d1a890faSShreyas Bhatewara .ndo_change_mtu = vmxnet3_change_mtu, 2878a0d2730cSMichał Mirosław .ndo_set_features = vmxnet3_set_features, 287995305f6cSstephen hemminger .ndo_get_stats64 = vmxnet3_get_stats64, 2880d1a890faSShreyas Bhatewara .ndo_tx_timeout = vmxnet3_tx_timeout, 2881afc4b13dSJiri Pirko .ndo_set_rx_mode = vmxnet3_set_mc, 2882d1a890faSShreyas Bhatewara .ndo_vlan_rx_add_vid = vmxnet3_vlan_rx_add_vid, 2883d1a890faSShreyas Bhatewara .ndo_vlan_rx_kill_vid = vmxnet3_vlan_rx_kill_vid, 2884d1a890faSShreyas Bhatewara #ifdef CONFIG_NET_POLL_CONTROLLER 2885d1a890faSShreyas Bhatewara .ndo_poll_controller = vmxnet3_netpoll, 2886d1a890faSShreyas Bhatewara #endif 2887d1a890faSShreyas Bhatewara }; 2888d1a890faSShreyas Bhatewara int err; 2889d1a890faSShreyas Bhatewara bool dma64 = false; /* stupid gcc */ 2890d1a890faSShreyas Bhatewara u32 ver; 2891d1a890faSShreyas Bhatewara struct net_device *netdev; 2892d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter; 2893d1a890faSShreyas Bhatewara u8 mac[ETH_ALEN]; 289409c5088eSShreyas Bhatewara int size; 289509c5088eSShreyas Bhatewara int num_tx_queues; 289609c5088eSShreyas Bhatewara int num_rx_queues; 2897d1a890faSShreyas Bhatewara 2898e154b639SShreyas Bhatewara if (!pci_msi_enabled()) 2899e154b639SShreyas Bhatewara enable_mq = 0; 2900e154b639SShreyas Bhatewara 290109c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 290209c5088eSShreyas Bhatewara if (enable_mq) 290309c5088eSShreyas Bhatewara num_rx_queues = min(VMXNET3_DEVICE_MAX_RX_QUEUES, 290409c5088eSShreyas Bhatewara (int)num_online_cpus()); 290509c5088eSShreyas Bhatewara else 290609c5088eSShreyas Bhatewara #endif 290709c5088eSShreyas Bhatewara num_rx_queues = 1; 2908eebb02b1SShreyas Bhatewara num_rx_queues = rounddown_pow_of_two(num_rx_queues); 290909c5088eSShreyas Bhatewara 291009c5088eSShreyas Bhatewara if (enable_mq) 291109c5088eSShreyas Bhatewara num_tx_queues = min(VMXNET3_DEVICE_MAX_TX_QUEUES, 291209c5088eSShreyas Bhatewara (int)num_online_cpus()); 291309c5088eSShreyas Bhatewara else 291409c5088eSShreyas Bhatewara num_tx_queues = 1; 291509c5088eSShreyas Bhatewara 2916eebb02b1SShreyas Bhatewara num_tx_queues = rounddown_pow_of_two(num_tx_queues); 291709c5088eSShreyas Bhatewara netdev = alloc_etherdev_mq(sizeof(struct vmxnet3_adapter), 291809c5088eSShreyas Bhatewara max(num_tx_queues, num_rx_queues)); 291909c5088eSShreyas Bhatewara printk(KERN_INFO "# of Tx queues : %d, # of Rx queues : %d\n", 292009c5088eSShreyas Bhatewara num_tx_queues, num_rx_queues); 292109c5088eSShreyas Bhatewara 292241de8d4cSJoe Perches if (!netdev) 2923d1a890faSShreyas Bhatewara return -ENOMEM; 2924d1a890faSShreyas Bhatewara 2925d1a890faSShreyas Bhatewara pci_set_drvdata(pdev, netdev); 2926d1a890faSShreyas Bhatewara adapter = netdev_priv(netdev); 2927d1a890faSShreyas Bhatewara adapter->netdev = netdev; 2928d1a890faSShreyas Bhatewara adapter->pdev = pdev; 2929d1a890faSShreyas Bhatewara 293083d0feffSShreyas Bhatewara spin_lock_init(&adapter->cmd_lock); 2931d1a890faSShreyas Bhatewara adapter->shared = pci_alloc_consistent(adapter->pdev, 2932d1a890faSShreyas Bhatewara sizeof(struct Vmxnet3_DriverShared), 2933d1a890faSShreyas Bhatewara &adapter->shared_pa); 2934d1a890faSShreyas Bhatewara if (!adapter->shared) { 2935d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to allocate memory for %s\n", 2936d1a890faSShreyas Bhatewara pci_name(pdev)); 2937d1a890faSShreyas Bhatewara err = -ENOMEM; 2938d1a890faSShreyas Bhatewara goto err_alloc_shared; 2939d1a890faSShreyas Bhatewara } 2940d1a890faSShreyas Bhatewara 294109c5088eSShreyas Bhatewara adapter->num_rx_queues = num_rx_queues; 294209c5088eSShreyas Bhatewara adapter->num_tx_queues = num_tx_queues; 294309c5088eSShreyas Bhatewara 294409c5088eSShreyas Bhatewara size = sizeof(struct Vmxnet3_TxQueueDesc) * adapter->num_tx_queues; 294509c5088eSShreyas Bhatewara size += sizeof(struct Vmxnet3_RxQueueDesc) * adapter->num_rx_queues; 294609c5088eSShreyas Bhatewara adapter->tqd_start = pci_alloc_consistent(adapter->pdev, size, 2947d1a890faSShreyas Bhatewara &adapter->queue_desc_pa); 2948d1a890faSShreyas Bhatewara 2949d1a890faSShreyas Bhatewara if (!adapter->tqd_start) { 2950d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to allocate memory for %s\n", 2951d1a890faSShreyas Bhatewara pci_name(pdev)); 2952d1a890faSShreyas Bhatewara err = -ENOMEM; 2953d1a890faSShreyas Bhatewara goto err_alloc_queue_desc; 2954d1a890faSShreyas Bhatewara } 295509c5088eSShreyas Bhatewara adapter->rqd_start = (struct Vmxnet3_RxQueueDesc *)(adapter->tqd_start + 295609c5088eSShreyas Bhatewara adapter->num_tx_queues); 2957d1a890faSShreyas Bhatewara 2958d1a890faSShreyas Bhatewara adapter->pm_conf = kmalloc(sizeof(struct Vmxnet3_PMConf), GFP_KERNEL); 2959d1a890faSShreyas Bhatewara if (adapter->pm_conf == NULL) { 2960d1a890faSShreyas Bhatewara err = -ENOMEM; 2961d1a890faSShreyas Bhatewara goto err_alloc_pm; 2962d1a890faSShreyas Bhatewara } 2963d1a890faSShreyas Bhatewara 296409c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 296509c5088eSShreyas Bhatewara 296609c5088eSShreyas Bhatewara adapter->rss_conf = kmalloc(sizeof(struct UPT1_RSSConf), GFP_KERNEL); 296709c5088eSShreyas Bhatewara if (adapter->rss_conf == NULL) { 296809c5088eSShreyas Bhatewara err = -ENOMEM; 296909c5088eSShreyas Bhatewara goto err_alloc_rss; 297009c5088eSShreyas Bhatewara } 297109c5088eSShreyas Bhatewara #endif /* VMXNET3_RSS */ 297209c5088eSShreyas Bhatewara 2973d1a890faSShreyas Bhatewara err = vmxnet3_alloc_pci_resources(adapter, &dma64); 2974d1a890faSShreyas Bhatewara if (err < 0) 2975d1a890faSShreyas Bhatewara goto err_alloc_pci; 2976d1a890faSShreyas Bhatewara 2977d1a890faSShreyas Bhatewara ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_VRRS); 2978d1a890faSShreyas Bhatewara if (ver & 1) { 2979d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_VRRS, 1); 2980d1a890faSShreyas Bhatewara } else { 2981d1a890faSShreyas Bhatewara printk(KERN_ERR "Incompatible h/w version (0x%x) for adapter" 2982d1a890faSShreyas Bhatewara " %s\n", ver, pci_name(pdev)); 2983d1a890faSShreyas Bhatewara err = -EBUSY; 2984d1a890faSShreyas Bhatewara goto err_ver; 2985d1a890faSShreyas Bhatewara } 2986d1a890faSShreyas Bhatewara 2987d1a890faSShreyas Bhatewara ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_UVRS); 2988d1a890faSShreyas Bhatewara if (ver & 1) { 2989d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_UVRS, 1); 2990d1a890faSShreyas Bhatewara } else { 2991d1a890faSShreyas Bhatewara printk(KERN_ERR "Incompatible upt version (0x%x) for " 2992d1a890faSShreyas Bhatewara "adapter %s\n", ver, pci_name(pdev)); 2993d1a890faSShreyas Bhatewara err = -EBUSY; 2994d1a890faSShreyas Bhatewara goto err_ver; 2995d1a890faSShreyas Bhatewara } 2996d1a890faSShreyas Bhatewara 2997e101e7ddSShreyas Bhatewara SET_NETDEV_DEV(netdev, &pdev->dev); 2998d1a890faSShreyas Bhatewara vmxnet3_declare_features(adapter, dma64); 2999d1a890faSShreyas Bhatewara 3000d1a890faSShreyas Bhatewara adapter->dev_number = atomic_read(&devices_found); 300109c5088eSShreyas Bhatewara 300209c5088eSShreyas Bhatewara adapter->share_intr = irq_share_mode; 300309c5088eSShreyas Bhatewara if (adapter->share_intr == VMXNET3_INTR_BUDDYSHARE && 300409c5088eSShreyas Bhatewara adapter->num_tx_queues != adapter->num_rx_queues) 300509c5088eSShreyas Bhatewara adapter->share_intr = VMXNET3_INTR_DONTSHARE; 300609c5088eSShreyas Bhatewara 3007d1a890faSShreyas Bhatewara vmxnet3_alloc_intr_resources(adapter); 3008d1a890faSShreyas Bhatewara 300909c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 301009c5088eSShreyas Bhatewara if (adapter->num_rx_queues > 1 && 301109c5088eSShreyas Bhatewara adapter->intr.type == VMXNET3_IT_MSIX) { 301209c5088eSShreyas Bhatewara adapter->rss = true; 301309c5088eSShreyas Bhatewara printk(KERN_INFO "RSS is enabled.\n"); 301409c5088eSShreyas Bhatewara } else { 301509c5088eSShreyas Bhatewara adapter->rss = false; 301609c5088eSShreyas Bhatewara } 301709c5088eSShreyas Bhatewara #endif 301809c5088eSShreyas Bhatewara 3019d1a890faSShreyas Bhatewara vmxnet3_read_mac_addr(adapter, mac); 3020d1a890faSShreyas Bhatewara memcpy(netdev->dev_addr, mac, netdev->addr_len); 3021d1a890faSShreyas Bhatewara 3022d1a890faSShreyas Bhatewara netdev->netdev_ops = &vmxnet3_netdev_ops; 3023d1a890faSShreyas Bhatewara vmxnet3_set_ethtool_ops(netdev); 302409c5088eSShreyas Bhatewara netdev->watchdog_timeo = 5 * HZ; 3025d1a890faSShreyas Bhatewara 3026d1a890faSShreyas Bhatewara INIT_WORK(&adapter->work, vmxnet3_reset_work); 3027d1a890faSShreyas Bhatewara 302809c5088eSShreyas Bhatewara if (adapter->intr.type == VMXNET3_IT_MSIX) { 302909c5088eSShreyas Bhatewara int i; 303009c5088eSShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) { 303109c5088eSShreyas Bhatewara netif_napi_add(adapter->netdev, 303209c5088eSShreyas Bhatewara &adapter->rx_queue[i].napi, 303309c5088eSShreyas Bhatewara vmxnet3_poll_rx_only, 64); 303409c5088eSShreyas Bhatewara } 303509c5088eSShreyas Bhatewara } else { 303609c5088eSShreyas Bhatewara netif_napi_add(adapter->netdev, &adapter->rx_queue[0].napi, 303709c5088eSShreyas Bhatewara vmxnet3_poll, 64); 303809c5088eSShreyas Bhatewara } 303909c5088eSShreyas Bhatewara 304009c5088eSShreyas Bhatewara netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues); 304109c5088eSShreyas Bhatewara netif_set_real_num_rx_queues(adapter->netdev, adapter->num_rx_queues); 304209c5088eSShreyas Bhatewara 3043d1a890faSShreyas Bhatewara err = register_netdev(netdev); 3044d1a890faSShreyas Bhatewara 3045d1a890faSShreyas Bhatewara if (err) { 3046d1a890faSShreyas Bhatewara printk(KERN_ERR "Failed to register adapter %s\n", 3047d1a890faSShreyas Bhatewara pci_name(pdev)); 3048d1a890faSShreyas Bhatewara goto err_register; 3049d1a890faSShreyas Bhatewara } 3050d1a890faSShreyas Bhatewara 3051d1a890faSShreyas Bhatewara set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state); 30524a1745fcSShreyas Bhatewara vmxnet3_check_link(adapter, false); 3053d1a890faSShreyas Bhatewara atomic_inc(&devices_found); 3054d1a890faSShreyas Bhatewara return 0; 3055d1a890faSShreyas Bhatewara 3056d1a890faSShreyas Bhatewara err_register: 3057d1a890faSShreyas Bhatewara vmxnet3_free_intr_resources(adapter); 3058d1a890faSShreyas Bhatewara err_ver: 3059d1a890faSShreyas Bhatewara vmxnet3_free_pci_resources(adapter); 3060d1a890faSShreyas Bhatewara err_alloc_pci: 306109c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 306209c5088eSShreyas Bhatewara kfree(adapter->rss_conf); 306309c5088eSShreyas Bhatewara err_alloc_rss: 306409c5088eSShreyas Bhatewara #endif 3065d1a890faSShreyas Bhatewara kfree(adapter->pm_conf); 3066d1a890faSShreyas Bhatewara err_alloc_pm: 306709c5088eSShreyas Bhatewara pci_free_consistent(adapter->pdev, size, adapter->tqd_start, 306809c5088eSShreyas Bhatewara adapter->queue_desc_pa); 3069d1a890faSShreyas Bhatewara err_alloc_queue_desc: 3070d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_DriverShared), 3071d1a890faSShreyas Bhatewara adapter->shared, adapter->shared_pa); 3072d1a890faSShreyas Bhatewara err_alloc_shared: 3073d1a890faSShreyas Bhatewara pci_set_drvdata(pdev, NULL); 3074d1a890faSShreyas Bhatewara free_netdev(netdev); 3075d1a890faSShreyas Bhatewara return err; 3076d1a890faSShreyas Bhatewara } 3077d1a890faSShreyas Bhatewara 3078d1a890faSShreyas Bhatewara 3079d1a890faSShreyas Bhatewara static void __devexit 3080d1a890faSShreyas Bhatewara vmxnet3_remove_device(struct pci_dev *pdev) 3081d1a890faSShreyas Bhatewara { 3082d1a890faSShreyas Bhatewara struct net_device *netdev = pci_get_drvdata(pdev); 3083d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 308409c5088eSShreyas Bhatewara int size = 0; 308509c5088eSShreyas Bhatewara int num_rx_queues; 308609c5088eSShreyas Bhatewara 308709c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 308809c5088eSShreyas Bhatewara if (enable_mq) 308909c5088eSShreyas Bhatewara num_rx_queues = min(VMXNET3_DEVICE_MAX_RX_QUEUES, 309009c5088eSShreyas Bhatewara (int)num_online_cpus()); 309109c5088eSShreyas Bhatewara else 309209c5088eSShreyas Bhatewara #endif 309309c5088eSShreyas Bhatewara num_rx_queues = 1; 3094eebb02b1SShreyas Bhatewara num_rx_queues = rounddown_pow_of_two(num_rx_queues); 3095d1a890faSShreyas Bhatewara 309623f333a2STejun Heo cancel_work_sync(&adapter->work); 3097d1a890faSShreyas Bhatewara 3098d1a890faSShreyas Bhatewara unregister_netdev(netdev); 3099d1a890faSShreyas Bhatewara 3100d1a890faSShreyas Bhatewara vmxnet3_free_intr_resources(adapter); 3101d1a890faSShreyas Bhatewara vmxnet3_free_pci_resources(adapter); 310209c5088eSShreyas Bhatewara #ifdef VMXNET3_RSS 310309c5088eSShreyas Bhatewara kfree(adapter->rss_conf); 310409c5088eSShreyas Bhatewara #endif 3105d1a890faSShreyas Bhatewara kfree(adapter->pm_conf); 310609c5088eSShreyas Bhatewara 310709c5088eSShreyas Bhatewara size = sizeof(struct Vmxnet3_TxQueueDesc) * adapter->num_tx_queues; 310809c5088eSShreyas Bhatewara size += sizeof(struct Vmxnet3_RxQueueDesc) * num_rx_queues; 310909c5088eSShreyas Bhatewara pci_free_consistent(adapter->pdev, size, adapter->tqd_start, 311009c5088eSShreyas Bhatewara adapter->queue_desc_pa); 3111d1a890faSShreyas Bhatewara pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_DriverShared), 3112d1a890faSShreyas Bhatewara adapter->shared, adapter->shared_pa); 3113d1a890faSShreyas Bhatewara free_netdev(netdev); 3114d1a890faSShreyas Bhatewara } 3115d1a890faSShreyas Bhatewara 3116d1a890faSShreyas Bhatewara 3117d1a890faSShreyas Bhatewara #ifdef CONFIG_PM 3118d1a890faSShreyas Bhatewara 3119d1a890faSShreyas Bhatewara static int 3120d1a890faSShreyas Bhatewara vmxnet3_suspend(struct device *device) 3121d1a890faSShreyas Bhatewara { 3122d1a890faSShreyas Bhatewara struct pci_dev *pdev = to_pci_dev(device); 3123d1a890faSShreyas Bhatewara struct net_device *netdev = pci_get_drvdata(pdev); 3124d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 3125d1a890faSShreyas Bhatewara struct Vmxnet3_PMConf *pmConf; 3126d1a890faSShreyas Bhatewara struct ethhdr *ehdr; 3127d1a890faSShreyas Bhatewara struct arphdr *ahdr; 3128d1a890faSShreyas Bhatewara u8 *arpreq; 3129d1a890faSShreyas Bhatewara struct in_device *in_dev; 3130d1a890faSShreyas Bhatewara struct in_ifaddr *ifa; 313183d0feffSShreyas Bhatewara unsigned long flags; 3132d1a890faSShreyas Bhatewara int i = 0; 3133d1a890faSShreyas Bhatewara 3134d1a890faSShreyas Bhatewara if (!netif_running(netdev)) 3135d1a890faSShreyas Bhatewara return 0; 3136d1a890faSShreyas Bhatewara 313751956cd6SShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 313851956cd6SShreyas Bhatewara napi_disable(&adapter->rx_queue[i].napi); 313951956cd6SShreyas Bhatewara 3140d1a890faSShreyas Bhatewara vmxnet3_disable_all_intrs(adapter); 3141d1a890faSShreyas Bhatewara vmxnet3_free_irqs(adapter); 3142d1a890faSShreyas Bhatewara vmxnet3_free_intr_resources(adapter); 3143d1a890faSShreyas Bhatewara 3144d1a890faSShreyas Bhatewara netif_device_detach(netdev); 314509c5088eSShreyas Bhatewara netif_tx_stop_all_queues(netdev); 3146d1a890faSShreyas Bhatewara 3147d1a890faSShreyas Bhatewara /* Create wake-up filters. */ 3148d1a890faSShreyas Bhatewara pmConf = adapter->pm_conf; 3149d1a890faSShreyas Bhatewara memset(pmConf, 0, sizeof(*pmConf)); 3150d1a890faSShreyas Bhatewara 3151d1a890faSShreyas Bhatewara if (adapter->wol & WAKE_UCAST) { 3152d1a890faSShreyas Bhatewara pmConf->filters[i].patternSize = ETH_ALEN; 3153d1a890faSShreyas Bhatewara pmConf->filters[i].maskSize = 1; 3154d1a890faSShreyas Bhatewara memcpy(pmConf->filters[i].pattern, netdev->dev_addr, ETH_ALEN); 3155d1a890faSShreyas Bhatewara pmConf->filters[i].mask[0] = 0x3F; /* LSB ETH_ALEN bits */ 3156d1a890faSShreyas Bhatewara 31573843e515SHarvey Harrison pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_FILTER; 3158d1a890faSShreyas Bhatewara i++; 3159d1a890faSShreyas Bhatewara } 3160d1a890faSShreyas Bhatewara 3161d1a890faSShreyas Bhatewara if (adapter->wol & WAKE_ARP) { 3162d1a890faSShreyas Bhatewara in_dev = in_dev_get(netdev); 3163d1a890faSShreyas Bhatewara if (!in_dev) 3164d1a890faSShreyas Bhatewara goto skip_arp; 3165d1a890faSShreyas Bhatewara 3166d1a890faSShreyas Bhatewara ifa = (struct in_ifaddr *)in_dev->ifa_list; 3167d1a890faSShreyas Bhatewara if (!ifa) 3168d1a890faSShreyas Bhatewara goto skip_arp; 3169d1a890faSShreyas Bhatewara 3170d1a890faSShreyas Bhatewara pmConf->filters[i].patternSize = ETH_HLEN + /* Ethernet header*/ 3171d1a890faSShreyas Bhatewara sizeof(struct arphdr) + /* ARP header */ 3172d1a890faSShreyas Bhatewara 2 * ETH_ALEN + /* 2 Ethernet addresses*/ 3173d1a890faSShreyas Bhatewara 2 * sizeof(u32); /*2 IPv4 addresses */ 3174d1a890faSShreyas Bhatewara pmConf->filters[i].maskSize = 3175d1a890faSShreyas Bhatewara (pmConf->filters[i].patternSize - 1) / 8 + 1; 3176d1a890faSShreyas Bhatewara 3177d1a890faSShreyas Bhatewara /* ETH_P_ARP in Ethernet header. */ 3178d1a890faSShreyas Bhatewara ehdr = (struct ethhdr *)pmConf->filters[i].pattern; 3179d1a890faSShreyas Bhatewara ehdr->h_proto = htons(ETH_P_ARP); 3180d1a890faSShreyas Bhatewara 3181d1a890faSShreyas Bhatewara /* ARPOP_REQUEST in ARP header. */ 3182d1a890faSShreyas Bhatewara ahdr = (struct arphdr *)&pmConf->filters[i].pattern[ETH_HLEN]; 3183d1a890faSShreyas Bhatewara ahdr->ar_op = htons(ARPOP_REQUEST); 3184d1a890faSShreyas Bhatewara arpreq = (u8 *)(ahdr + 1); 3185d1a890faSShreyas Bhatewara 3186d1a890faSShreyas Bhatewara /* The Unicast IPv4 address in 'tip' field. */ 3187d1a890faSShreyas Bhatewara arpreq += 2 * ETH_ALEN + sizeof(u32); 3188d1a890faSShreyas Bhatewara *(u32 *)arpreq = ifa->ifa_address; 3189d1a890faSShreyas Bhatewara 3190d1a890faSShreyas Bhatewara /* The mask for the relevant bits. */ 3191d1a890faSShreyas Bhatewara pmConf->filters[i].mask[0] = 0x00; 3192d1a890faSShreyas Bhatewara pmConf->filters[i].mask[1] = 0x30; /* ETH_P_ARP */ 3193d1a890faSShreyas Bhatewara pmConf->filters[i].mask[2] = 0x30; /* ARPOP_REQUEST */ 3194d1a890faSShreyas Bhatewara pmConf->filters[i].mask[3] = 0x00; 3195d1a890faSShreyas Bhatewara pmConf->filters[i].mask[4] = 0xC0; /* IPv4 TIP */ 3196d1a890faSShreyas Bhatewara pmConf->filters[i].mask[5] = 0x03; /* IPv4 TIP */ 3197d1a890faSShreyas Bhatewara in_dev_put(in_dev); 3198d1a890faSShreyas Bhatewara 31993843e515SHarvey Harrison pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_FILTER; 3200d1a890faSShreyas Bhatewara i++; 3201d1a890faSShreyas Bhatewara } 3202d1a890faSShreyas Bhatewara 3203d1a890faSShreyas Bhatewara skip_arp: 3204d1a890faSShreyas Bhatewara if (adapter->wol & WAKE_MAGIC) 32053843e515SHarvey Harrison pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_MAGIC; 3206d1a890faSShreyas Bhatewara 3207d1a890faSShreyas Bhatewara pmConf->numFilters = i; 3208d1a890faSShreyas Bhatewara 3209115924b6SShreyas Bhatewara adapter->shared->devRead.pmConfDesc.confVer = cpu_to_le32(1); 3210115924b6SShreyas Bhatewara adapter->shared->devRead.pmConfDesc.confLen = cpu_to_le32(sizeof( 3211115924b6SShreyas Bhatewara *pmConf)); 3212115924b6SShreyas Bhatewara adapter->shared->devRead.pmConfDesc.confPA = cpu_to_le64(virt_to_phys( 3213115924b6SShreyas Bhatewara pmConf)); 3214d1a890faSShreyas Bhatewara 321583d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 3216d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 3217d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_PMCFG); 321883d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 3219d1a890faSShreyas Bhatewara 3220d1a890faSShreyas Bhatewara pci_save_state(pdev); 3221d1a890faSShreyas Bhatewara pci_enable_wake(pdev, pci_choose_state(pdev, PMSG_SUSPEND), 3222d1a890faSShreyas Bhatewara adapter->wol); 3223d1a890faSShreyas Bhatewara pci_disable_device(pdev); 3224d1a890faSShreyas Bhatewara pci_set_power_state(pdev, pci_choose_state(pdev, PMSG_SUSPEND)); 3225d1a890faSShreyas Bhatewara 3226d1a890faSShreyas Bhatewara return 0; 3227d1a890faSShreyas Bhatewara } 3228d1a890faSShreyas Bhatewara 3229d1a890faSShreyas Bhatewara 3230d1a890faSShreyas Bhatewara static int 3231d1a890faSShreyas Bhatewara vmxnet3_resume(struct device *device) 3232d1a890faSShreyas Bhatewara { 323351956cd6SShreyas Bhatewara int err, i = 0; 323483d0feffSShreyas Bhatewara unsigned long flags; 3235d1a890faSShreyas Bhatewara struct pci_dev *pdev = to_pci_dev(device); 3236d1a890faSShreyas Bhatewara struct net_device *netdev = pci_get_drvdata(pdev); 3237d1a890faSShreyas Bhatewara struct vmxnet3_adapter *adapter = netdev_priv(netdev); 3238d1a890faSShreyas Bhatewara struct Vmxnet3_PMConf *pmConf; 3239d1a890faSShreyas Bhatewara 3240d1a890faSShreyas Bhatewara if (!netif_running(netdev)) 3241d1a890faSShreyas Bhatewara return 0; 3242d1a890faSShreyas Bhatewara 3243d1a890faSShreyas Bhatewara /* Destroy wake-up filters. */ 3244d1a890faSShreyas Bhatewara pmConf = adapter->pm_conf; 3245d1a890faSShreyas Bhatewara memset(pmConf, 0, sizeof(*pmConf)); 3246d1a890faSShreyas Bhatewara 3247115924b6SShreyas Bhatewara adapter->shared->devRead.pmConfDesc.confVer = cpu_to_le32(1); 3248115924b6SShreyas Bhatewara adapter->shared->devRead.pmConfDesc.confLen = cpu_to_le32(sizeof( 3249115924b6SShreyas Bhatewara *pmConf)); 32500561cf3dSHarvey Harrison adapter->shared->devRead.pmConfDesc.confPA = cpu_to_le64(virt_to_phys( 3251115924b6SShreyas Bhatewara pmConf)); 3252d1a890faSShreyas Bhatewara 3253d1a890faSShreyas Bhatewara netif_device_attach(netdev); 3254d1a890faSShreyas Bhatewara pci_set_power_state(pdev, PCI_D0); 3255d1a890faSShreyas Bhatewara pci_restore_state(pdev); 3256d1a890faSShreyas Bhatewara err = pci_enable_device_mem(pdev); 3257d1a890faSShreyas Bhatewara if (err != 0) 3258d1a890faSShreyas Bhatewara return err; 3259d1a890faSShreyas Bhatewara 3260d1a890faSShreyas Bhatewara pci_enable_wake(pdev, PCI_D0, 0); 3261d1a890faSShreyas Bhatewara 326283d0feffSShreyas Bhatewara spin_lock_irqsave(&adapter->cmd_lock, flags); 3263d1a890faSShreyas Bhatewara VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, 3264d1a890faSShreyas Bhatewara VMXNET3_CMD_UPDATE_PMCFG); 326583d0feffSShreyas Bhatewara spin_unlock_irqrestore(&adapter->cmd_lock, flags); 3266d1a890faSShreyas Bhatewara vmxnet3_alloc_intr_resources(adapter); 3267d1a890faSShreyas Bhatewara vmxnet3_request_irqs(adapter); 326851956cd6SShreyas Bhatewara for (i = 0; i < adapter->num_rx_queues; i++) 326951956cd6SShreyas Bhatewara napi_enable(&adapter->rx_queue[i].napi); 3270d1a890faSShreyas Bhatewara vmxnet3_enable_all_intrs(adapter); 3271d1a890faSShreyas Bhatewara 3272d1a890faSShreyas Bhatewara return 0; 3273d1a890faSShreyas Bhatewara } 3274d1a890faSShreyas Bhatewara 327547145210SAlexey Dobriyan static const struct dev_pm_ops vmxnet3_pm_ops = { 3276d1a890faSShreyas Bhatewara .suspend = vmxnet3_suspend, 3277d1a890faSShreyas Bhatewara .resume = vmxnet3_resume, 3278d1a890faSShreyas Bhatewara }; 3279d1a890faSShreyas Bhatewara #endif 3280d1a890faSShreyas Bhatewara 3281d1a890faSShreyas Bhatewara static struct pci_driver vmxnet3_driver = { 3282d1a890faSShreyas Bhatewara .name = vmxnet3_driver_name, 3283d1a890faSShreyas Bhatewara .id_table = vmxnet3_pciid_table, 3284d1a890faSShreyas Bhatewara .probe = vmxnet3_probe_device, 3285d1a890faSShreyas Bhatewara .remove = __devexit_p(vmxnet3_remove_device), 3286d1a890faSShreyas Bhatewara #ifdef CONFIG_PM 3287d1a890faSShreyas Bhatewara .driver.pm = &vmxnet3_pm_ops, 3288d1a890faSShreyas Bhatewara #endif 3289d1a890faSShreyas Bhatewara }; 3290d1a890faSShreyas Bhatewara 3291d1a890faSShreyas Bhatewara 3292d1a890faSShreyas Bhatewara static int __init 3293d1a890faSShreyas Bhatewara vmxnet3_init_module(void) 3294d1a890faSShreyas Bhatewara { 3295d1a890faSShreyas Bhatewara printk(KERN_INFO "%s - version %s\n", VMXNET3_DRIVER_DESC, 3296d1a890faSShreyas Bhatewara VMXNET3_DRIVER_VERSION_REPORT); 3297d1a890faSShreyas Bhatewara return pci_register_driver(&vmxnet3_driver); 3298d1a890faSShreyas Bhatewara } 3299d1a890faSShreyas Bhatewara 3300d1a890faSShreyas Bhatewara module_init(vmxnet3_init_module); 3301d1a890faSShreyas Bhatewara 3302d1a890faSShreyas Bhatewara 3303d1a890faSShreyas Bhatewara static void 3304d1a890faSShreyas Bhatewara vmxnet3_exit_module(void) 3305d1a890faSShreyas Bhatewara { 3306d1a890faSShreyas Bhatewara pci_unregister_driver(&vmxnet3_driver); 3307d1a890faSShreyas Bhatewara } 3308d1a890faSShreyas Bhatewara 3309d1a890faSShreyas Bhatewara module_exit(vmxnet3_exit_module); 3310d1a890faSShreyas Bhatewara 3311d1a890faSShreyas Bhatewara MODULE_AUTHOR("VMware, Inc."); 3312d1a890faSShreyas Bhatewara MODULE_DESCRIPTION(VMXNET3_DRIVER_DESC); 3313d1a890faSShreyas Bhatewara MODULE_LICENSE("GPL v2"); 3314d1a890faSShreyas Bhatewara MODULE_VERSION(VMXNET3_DRIVER_VERSION_STRING); 3315