1 // SPDX-License-Identifier: GPL-2.0+ 2 /* Microchip Sparx5 Switch driver 3 * 4 * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries. 5 * 6 * The Sparx5 Chip Register Model can be browsed at this location: 7 * https://github.com/microchip-ung/sparx-5_reginfo 8 */ 9 #include <linux/module.h> 10 #include <linux/device.h> 11 #include <linux/netdevice.h> 12 #include <linux/platform_device.h> 13 #include <linux/interrupt.h> 14 #include <linux/of.h> 15 #include <linux/of_net.h> 16 #include <linux/of_mdio.h> 17 #include <net/switchdev.h> 18 #include <linux/etherdevice.h> 19 #include <linux/io.h> 20 #include <linux/printk.h> 21 #include <linux/iopoll.h> 22 #include <linux/mfd/syscon.h> 23 #include <linux/regmap.h> 24 #include <linux/types.h> 25 #include <linux/reset.h> 26 27 #include "sparx5_main_regs.h" 28 #include "sparx5_main.h" 29 #include "sparx5_port.h" 30 #include "sparx5_qos.h" 31 32 #define QLIM_WM(fraction) \ 33 ((SPX5_BUFFER_MEMORY / SPX5_BUFFER_CELL_SZ - 100) * (fraction) / 100) 34 #define IO_RANGES 3 35 36 struct initial_port_config { 37 u32 portno; 38 struct device_node *node; 39 struct sparx5_port_config conf; 40 struct phy *serdes; 41 }; 42 43 struct sparx5_ram_config { 44 void __iomem *init_reg; 45 u32 init_val; 46 }; 47 48 struct sparx5_main_io_resource { 49 enum sparx5_target id; 50 phys_addr_t offset; 51 int range; 52 }; 53 54 static const struct sparx5_main_io_resource sparx5_main_iomap[] = { 55 { TARGET_CPU, 0, 0 }, /* 0x600000000 */ 56 { TARGET_FDMA, 0x80000, 0 }, /* 0x600080000 */ 57 { TARGET_PCEP, 0x400000, 0 }, /* 0x600400000 */ 58 { TARGET_DEV2G5, 0x10004000, 1 }, /* 0x610004000 */ 59 { TARGET_DEV5G, 0x10008000, 1 }, /* 0x610008000 */ 60 { TARGET_PCS5G_BR, 0x1000c000, 1 }, /* 0x61000c000 */ 61 { TARGET_DEV2G5 + 1, 0x10010000, 1 }, /* 0x610010000 */ 62 { TARGET_DEV5G + 1, 0x10014000, 1 }, /* 0x610014000 */ 63 { TARGET_PCS5G_BR + 1, 0x10018000, 1 }, /* 0x610018000 */ 64 { TARGET_DEV2G5 + 2, 0x1001c000, 1 }, /* 0x61001c000 */ 65 { TARGET_DEV5G + 2, 0x10020000, 1 }, /* 0x610020000 */ 66 { TARGET_PCS5G_BR + 2, 0x10024000, 1 }, /* 0x610024000 */ 67 { TARGET_DEV2G5 + 6, 0x10028000, 1 }, /* 0x610028000 */ 68 { TARGET_DEV5G + 6, 0x1002c000, 1 }, /* 0x61002c000 */ 69 { TARGET_PCS5G_BR + 6, 0x10030000, 1 }, /* 0x610030000 */ 70 { TARGET_DEV2G5 + 7, 0x10034000, 1 }, /* 0x610034000 */ 71 { TARGET_DEV5G + 7, 0x10038000, 1 }, /* 0x610038000 */ 72 { TARGET_PCS5G_BR + 7, 0x1003c000, 1 }, /* 0x61003c000 */ 73 { TARGET_DEV2G5 + 8, 0x10040000, 1 }, /* 0x610040000 */ 74 { TARGET_DEV5G + 8, 0x10044000, 1 }, /* 0x610044000 */ 75 { TARGET_PCS5G_BR + 8, 0x10048000, 1 }, /* 0x610048000 */ 76 { TARGET_DEV2G5 + 9, 0x1004c000, 1 }, /* 0x61004c000 */ 77 { TARGET_DEV5G + 9, 0x10050000, 1 }, /* 0x610050000 */ 78 { TARGET_PCS5G_BR + 9, 0x10054000, 1 }, /* 0x610054000 */ 79 { TARGET_DEV2G5 + 10, 0x10058000, 1 }, /* 0x610058000 */ 80 { TARGET_DEV5G + 10, 0x1005c000, 1 }, /* 0x61005c000 */ 81 { TARGET_PCS5G_BR + 10, 0x10060000, 1 }, /* 0x610060000 */ 82 { TARGET_DEV2G5 + 11, 0x10064000, 1 }, /* 0x610064000 */ 83 { TARGET_DEV5G + 11, 0x10068000, 1 }, /* 0x610068000 */ 84 { TARGET_PCS5G_BR + 11, 0x1006c000, 1 }, /* 0x61006c000 */ 85 { TARGET_DEV2G5 + 12, 0x10070000, 1 }, /* 0x610070000 */ 86 { TARGET_DEV10G, 0x10074000, 1 }, /* 0x610074000 */ 87 { TARGET_PCS10G_BR, 0x10078000, 1 }, /* 0x610078000 */ 88 { TARGET_DEV2G5 + 14, 0x1007c000, 1 }, /* 0x61007c000 */ 89 { TARGET_DEV10G + 2, 0x10080000, 1 }, /* 0x610080000 */ 90 { TARGET_PCS10G_BR + 2, 0x10084000, 1 }, /* 0x610084000 */ 91 { TARGET_DEV2G5 + 15, 0x10088000, 1 }, /* 0x610088000 */ 92 { TARGET_DEV10G + 3, 0x1008c000, 1 }, /* 0x61008c000 */ 93 { TARGET_PCS10G_BR + 3, 0x10090000, 1 }, /* 0x610090000 */ 94 { TARGET_DEV2G5 + 16, 0x10094000, 1 }, /* 0x610094000 */ 95 { TARGET_DEV2G5 + 17, 0x10098000, 1 }, /* 0x610098000 */ 96 { TARGET_DEV2G5 + 18, 0x1009c000, 1 }, /* 0x61009c000 */ 97 { TARGET_DEV2G5 + 19, 0x100a0000, 1 }, /* 0x6100a0000 */ 98 { TARGET_DEV2G5 + 20, 0x100a4000, 1 }, /* 0x6100a4000 */ 99 { TARGET_DEV2G5 + 21, 0x100a8000, 1 }, /* 0x6100a8000 */ 100 { TARGET_DEV2G5 + 22, 0x100ac000, 1 }, /* 0x6100ac000 */ 101 { TARGET_DEV2G5 + 23, 0x100b0000, 1 }, /* 0x6100b0000 */ 102 { TARGET_DEV2G5 + 32, 0x100b4000, 1 }, /* 0x6100b4000 */ 103 { TARGET_DEV2G5 + 33, 0x100b8000, 1 }, /* 0x6100b8000 */ 104 { TARGET_DEV2G5 + 34, 0x100bc000, 1 }, /* 0x6100bc000 */ 105 { TARGET_DEV2G5 + 35, 0x100c0000, 1 }, /* 0x6100c0000 */ 106 { TARGET_DEV2G5 + 36, 0x100c4000, 1 }, /* 0x6100c4000 */ 107 { TARGET_DEV2G5 + 37, 0x100c8000, 1 }, /* 0x6100c8000 */ 108 { TARGET_DEV2G5 + 38, 0x100cc000, 1 }, /* 0x6100cc000 */ 109 { TARGET_DEV2G5 + 39, 0x100d0000, 1 }, /* 0x6100d0000 */ 110 { TARGET_DEV2G5 + 40, 0x100d4000, 1 }, /* 0x6100d4000 */ 111 { TARGET_DEV2G5 + 41, 0x100d8000, 1 }, /* 0x6100d8000 */ 112 { TARGET_DEV2G5 + 42, 0x100dc000, 1 }, /* 0x6100dc000 */ 113 { TARGET_DEV2G5 + 43, 0x100e0000, 1 }, /* 0x6100e0000 */ 114 { TARGET_DEV2G5 + 44, 0x100e4000, 1 }, /* 0x6100e4000 */ 115 { TARGET_DEV2G5 + 45, 0x100e8000, 1 }, /* 0x6100e8000 */ 116 { TARGET_DEV2G5 + 46, 0x100ec000, 1 }, /* 0x6100ec000 */ 117 { TARGET_DEV2G5 + 47, 0x100f0000, 1 }, /* 0x6100f0000 */ 118 { TARGET_DEV2G5 + 57, 0x100f4000, 1 }, /* 0x6100f4000 */ 119 { TARGET_DEV25G + 1, 0x100f8000, 1 }, /* 0x6100f8000 */ 120 { TARGET_PCS25G_BR + 1, 0x100fc000, 1 }, /* 0x6100fc000 */ 121 { TARGET_DEV2G5 + 59, 0x10104000, 1 }, /* 0x610104000 */ 122 { TARGET_DEV25G + 3, 0x10108000, 1 }, /* 0x610108000 */ 123 { TARGET_PCS25G_BR + 3, 0x1010c000, 1 }, /* 0x61010c000 */ 124 { TARGET_DEV2G5 + 60, 0x10114000, 1 }, /* 0x610114000 */ 125 { TARGET_DEV25G + 4, 0x10118000, 1 }, /* 0x610118000 */ 126 { TARGET_PCS25G_BR + 4, 0x1011c000, 1 }, /* 0x61011c000 */ 127 { TARGET_DEV2G5 + 64, 0x10124000, 1 }, /* 0x610124000 */ 128 { TARGET_DEV5G + 12, 0x10128000, 1 }, /* 0x610128000 */ 129 { TARGET_PCS5G_BR + 12, 0x1012c000, 1 }, /* 0x61012c000 */ 130 { TARGET_PORT_CONF, 0x10130000, 1 }, /* 0x610130000 */ 131 { TARGET_DEV2G5 + 3, 0x10404000, 1 }, /* 0x610404000 */ 132 { TARGET_DEV5G + 3, 0x10408000, 1 }, /* 0x610408000 */ 133 { TARGET_PCS5G_BR + 3, 0x1040c000, 1 }, /* 0x61040c000 */ 134 { TARGET_DEV2G5 + 4, 0x10410000, 1 }, /* 0x610410000 */ 135 { TARGET_DEV5G + 4, 0x10414000, 1 }, /* 0x610414000 */ 136 { TARGET_PCS5G_BR + 4, 0x10418000, 1 }, /* 0x610418000 */ 137 { TARGET_DEV2G5 + 5, 0x1041c000, 1 }, /* 0x61041c000 */ 138 { TARGET_DEV5G + 5, 0x10420000, 1 }, /* 0x610420000 */ 139 { TARGET_PCS5G_BR + 5, 0x10424000, 1 }, /* 0x610424000 */ 140 { TARGET_DEV2G5 + 13, 0x10428000, 1 }, /* 0x610428000 */ 141 { TARGET_DEV10G + 1, 0x1042c000, 1 }, /* 0x61042c000 */ 142 { TARGET_PCS10G_BR + 1, 0x10430000, 1 }, /* 0x610430000 */ 143 { TARGET_DEV2G5 + 24, 0x10434000, 1 }, /* 0x610434000 */ 144 { TARGET_DEV2G5 + 25, 0x10438000, 1 }, /* 0x610438000 */ 145 { TARGET_DEV2G5 + 26, 0x1043c000, 1 }, /* 0x61043c000 */ 146 { TARGET_DEV2G5 + 27, 0x10440000, 1 }, /* 0x610440000 */ 147 { TARGET_DEV2G5 + 28, 0x10444000, 1 }, /* 0x610444000 */ 148 { TARGET_DEV2G5 + 29, 0x10448000, 1 }, /* 0x610448000 */ 149 { TARGET_DEV2G5 + 30, 0x1044c000, 1 }, /* 0x61044c000 */ 150 { TARGET_DEV2G5 + 31, 0x10450000, 1 }, /* 0x610450000 */ 151 { TARGET_DEV2G5 + 48, 0x10454000, 1 }, /* 0x610454000 */ 152 { TARGET_DEV10G + 4, 0x10458000, 1 }, /* 0x610458000 */ 153 { TARGET_PCS10G_BR + 4, 0x1045c000, 1 }, /* 0x61045c000 */ 154 { TARGET_DEV2G5 + 49, 0x10460000, 1 }, /* 0x610460000 */ 155 { TARGET_DEV10G + 5, 0x10464000, 1 }, /* 0x610464000 */ 156 { TARGET_PCS10G_BR + 5, 0x10468000, 1 }, /* 0x610468000 */ 157 { TARGET_DEV2G5 + 50, 0x1046c000, 1 }, /* 0x61046c000 */ 158 { TARGET_DEV10G + 6, 0x10470000, 1 }, /* 0x610470000 */ 159 { TARGET_PCS10G_BR + 6, 0x10474000, 1 }, /* 0x610474000 */ 160 { TARGET_DEV2G5 + 51, 0x10478000, 1 }, /* 0x610478000 */ 161 { TARGET_DEV10G + 7, 0x1047c000, 1 }, /* 0x61047c000 */ 162 { TARGET_PCS10G_BR + 7, 0x10480000, 1 }, /* 0x610480000 */ 163 { TARGET_DEV2G5 + 52, 0x10484000, 1 }, /* 0x610484000 */ 164 { TARGET_DEV10G + 8, 0x10488000, 1 }, /* 0x610488000 */ 165 { TARGET_PCS10G_BR + 8, 0x1048c000, 1 }, /* 0x61048c000 */ 166 { TARGET_DEV2G5 + 53, 0x10490000, 1 }, /* 0x610490000 */ 167 { TARGET_DEV10G + 9, 0x10494000, 1 }, /* 0x610494000 */ 168 { TARGET_PCS10G_BR + 9, 0x10498000, 1 }, /* 0x610498000 */ 169 { TARGET_DEV2G5 + 54, 0x1049c000, 1 }, /* 0x61049c000 */ 170 { TARGET_DEV10G + 10, 0x104a0000, 1 }, /* 0x6104a0000 */ 171 { TARGET_PCS10G_BR + 10, 0x104a4000, 1 }, /* 0x6104a4000 */ 172 { TARGET_DEV2G5 + 55, 0x104a8000, 1 }, /* 0x6104a8000 */ 173 { TARGET_DEV10G + 11, 0x104ac000, 1 }, /* 0x6104ac000 */ 174 { TARGET_PCS10G_BR + 11, 0x104b0000, 1 }, /* 0x6104b0000 */ 175 { TARGET_DEV2G5 + 56, 0x104b4000, 1 }, /* 0x6104b4000 */ 176 { TARGET_DEV25G, 0x104b8000, 1 }, /* 0x6104b8000 */ 177 { TARGET_PCS25G_BR, 0x104bc000, 1 }, /* 0x6104bc000 */ 178 { TARGET_DEV2G5 + 58, 0x104c4000, 1 }, /* 0x6104c4000 */ 179 { TARGET_DEV25G + 2, 0x104c8000, 1 }, /* 0x6104c8000 */ 180 { TARGET_PCS25G_BR + 2, 0x104cc000, 1 }, /* 0x6104cc000 */ 181 { TARGET_DEV2G5 + 61, 0x104d4000, 1 }, /* 0x6104d4000 */ 182 { TARGET_DEV25G + 5, 0x104d8000, 1 }, /* 0x6104d8000 */ 183 { TARGET_PCS25G_BR + 5, 0x104dc000, 1 }, /* 0x6104dc000 */ 184 { TARGET_DEV2G5 + 62, 0x104e4000, 1 }, /* 0x6104e4000 */ 185 { TARGET_DEV25G + 6, 0x104e8000, 1 }, /* 0x6104e8000 */ 186 { TARGET_PCS25G_BR + 6, 0x104ec000, 1 }, /* 0x6104ec000 */ 187 { TARGET_DEV2G5 + 63, 0x104f4000, 1 }, /* 0x6104f4000 */ 188 { TARGET_DEV25G + 7, 0x104f8000, 1 }, /* 0x6104f8000 */ 189 { TARGET_PCS25G_BR + 7, 0x104fc000, 1 }, /* 0x6104fc000 */ 190 { TARGET_DSM, 0x10504000, 1 }, /* 0x610504000 */ 191 { TARGET_ASM, 0x10600000, 1 }, /* 0x610600000 */ 192 { TARGET_GCB, 0x11010000, 2 }, /* 0x611010000 */ 193 { TARGET_QS, 0x11030000, 2 }, /* 0x611030000 */ 194 { TARGET_PTP, 0x11040000, 2 }, /* 0x611040000 */ 195 { TARGET_ANA_ACL, 0x11050000, 2 }, /* 0x611050000 */ 196 { TARGET_LRN, 0x11060000, 2 }, /* 0x611060000 */ 197 { TARGET_VCAP_SUPER, 0x11080000, 2 }, /* 0x611080000 */ 198 { TARGET_QSYS, 0x110a0000, 2 }, /* 0x6110a0000 */ 199 { TARGET_QFWD, 0x110b0000, 2 }, /* 0x6110b0000 */ 200 { TARGET_XQS, 0x110c0000, 2 }, /* 0x6110c0000 */ 201 { TARGET_VCAP_ES2, 0x110d0000, 2 }, /* 0x6110d0000 */ 202 { TARGET_VCAP_ES0, 0x110e0000, 2 }, /* 0x6110e0000 */ 203 { TARGET_CLKGEN, 0x11100000, 2 }, /* 0x611100000 */ 204 { TARGET_ANA_AC_POL, 0x11200000, 2 }, /* 0x611200000 */ 205 { TARGET_QRES, 0x11280000, 2 }, /* 0x611280000 */ 206 { TARGET_EACL, 0x112c0000, 2 }, /* 0x6112c0000 */ 207 { TARGET_ANA_CL, 0x11400000, 2 }, /* 0x611400000 */ 208 { TARGET_ANA_L3, 0x11480000, 2 }, /* 0x611480000 */ 209 { TARGET_ANA_AC_SDLB, 0x11500000, 2 }, /* 0x611500000 */ 210 { TARGET_HSCH, 0x11580000, 2 }, /* 0x611580000 */ 211 { TARGET_REW, 0x11600000, 2 }, /* 0x611600000 */ 212 { TARGET_ANA_L2, 0x11800000, 2 }, /* 0x611800000 */ 213 { TARGET_ANA_AC, 0x11900000, 2 }, /* 0x611900000 */ 214 { TARGET_VOP, 0x11a00000, 2 }, /* 0x611a00000 */ 215 }; 216 217 static int sparx5_create_targets(struct sparx5 *sparx5) 218 { 219 struct resource *iores[IO_RANGES]; 220 void __iomem *iomem[IO_RANGES]; 221 void __iomem *begin[IO_RANGES]; 222 int range_id[IO_RANGES]; 223 int idx, jdx; 224 225 for (idx = 0, jdx = 0; jdx < ARRAY_SIZE(sparx5_main_iomap); jdx++) { 226 const struct sparx5_main_io_resource *iomap = &sparx5_main_iomap[jdx]; 227 228 if (idx == iomap->range) { 229 range_id[idx] = jdx; 230 idx++; 231 } 232 } 233 for (idx = 0; idx < IO_RANGES; idx++) { 234 iores[idx] = platform_get_resource(sparx5->pdev, IORESOURCE_MEM, 235 idx); 236 if (!iores[idx]) { 237 dev_err(sparx5->dev, "Invalid resource\n"); 238 return -EINVAL; 239 } 240 iomem[idx] = devm_ioremap(sparx5->dev, 241 iores[idx]->start, 242 resource_size(iores[idx])); 243 if (!iomem[idx]) { 244 dev_err(sparx5->dev, "Unable to get switch registers: %s\n", 245 iores[idx]->name); 246 return -ENOMEM; 247 } 248 begin[idx] = iomem[idx] - sparx5_main_iomap[range_id[idx]].offset; 249 } 250 for (jdx = 0; jdx < ARRAY_SIZE(sparx5_main_iomap); jdx++) { 251 const struct sparx5_main_io_resource *iomap = &sparx5_main_iomap[jdx]; 252 253 sparx5->regs[iomap->id] = begin[iomap->range] + iomap->offset; 254 } 255 return 0; 256 } 257 258 static int sparx5_create_port(struct sparx5 *sparx5, 259 struct initial_port_config *config) 260 { 261 struct sparx5_port *spx5_port; 262 struct net_device *ndev; 263 struct phylink *phylink; 264 int err; 265 266 ndev = sparx5_create_netdev(sparx5, config->portno); 267 if (IS_ERR(ndev)) { 268 dev_err(sparx5->dev, "Could not create net device: %02u\n", 269 config->portno); 270 return PTR_ERR(ndev); 271 } 272 spx5_port = netdev_priv(ndev); 273 spx5_port->of_node = config->node; 274 spx5_port->serdes = config->serdes; 275 spx5_port->pvid = NULL_VID; 276 spx5_port->signd_internal = true; 277 spx5_port->signd_active_high = true; 278 spx5_port->signd_enable = true; 279 spx5_port->max_vlan_tags = SPX5_PORT_MAX_TAGS_NONE; 280 spx5_port->vlan_type = SPX5_VLAN_PORT_TYPE_UNAWARE; 281 spx5_port->custom_etype = 0x8880; /* Vitesse */ 282 spx5_port->phylink_pcs.poll = true; 283 spx5_port->phylink_pcs.ops = &sparx5_phylink_pcs_ops; 284 spx5_port->is_mrouter = false; 285 INIT_LIST_HEAD(&spx5_port->tc_templates); 286 sparx5->ports[config->portno] = spx5_port; 287 288 err = sparx5_port_init(sparx5, spx5_port, &config->conf); 289 if (err) { 290 dev_err(sparx5->dev, "port init failed\n"); 291 return err; 292 } 293 spx5_port->conf = config->conf; 294 295 /* Setup VLAN */ 296 sparx5_vlan_port_setup(sparx5, spx5_port->portno); 297 298 /* Create a phylink for PHY management. Also handles SFPs */ 299 spx5_port->phylink_config.dev = &spx5_port->ndev->dev; 300 spx5_port->phylink_config.type = PHYLINK_NETDEV; 301 spx5_port->phylink_config.mac_capabilities = MAC_ASYM_PAUSE | 302 MAC_SYM_PAUSE | MAC_10 | MAC_100 | MAC_1000FD | 303 MAC_2500FD | MAC_5000FD | MAC_10000FD | MAC_25000FD; 304 305 __set_bit(PHY_INTERFACE_MODE_SGMII, 306 spx5_port->phylink_config.supported_interfaces); 307 __set_bit(PHY_INTERFACE_MODE_QSGMII, 308 spx5_port->phylink_config.supported_interfaces); 309 __set_bit(PHY_INTERFACE_MODE_1000BASEX, 310 spx5_port->phylink_config.supported_interfaces); 311 __set_bit(PHY_INTERFACE_MODE_2500BASEX, 312 spx5_port->phylink_config.supported_interfaces); 313 314 if (spx5_port->conf.bandwidth == SPEED_5000 || 315 spx5_port->conf.bandwidth == SPEED_10000 || 316 spx5_port->conf.bandwidth == SPEED_25000) 317 __set_bit(PHY_INTERFACE_MODE_5GBASER, 318 spx5_port->phylink_config.supported_interfaces); 319 320 if (spx5_port->conf.bandwidth == SPEED_10000 || 321 spx5_port->conf.bandwidth == SPEED_25000) 322 __set_bit(PHY_INTERFACE_MODE_10GBASER, 323 spx5_port->phylink_config.supported_interfaces); 324 325 if (spx5_port->conf.bandwidth == SPEED_25000) 326 __set_bit(PHY_INTERFACE_MODE_25GBASER, 327 spx5_port->phylink_config.supported_interfaces); 328 329 phylink = phylink_create(&spx5_port->phylink_config, 330 of_fwnode_handle(config->node), 331 config->conf.phy_mode, 332 &sparx5_phylink_mac_ops); 333 if (IS_ERR(phylink)) 334 return PTR_ERR(phylink); 335 336 spx5_port->phylink = phylink; 337 338 return 0; 339 } 340 341 static int sparx5_init_ram(struct sparx5 *s5) 342 { 343 const struct sparx5_ram_config spx5_ram_cfg[] = { 344 {spx5_reg_get(s5, ANA_AC_STAT_RESET), ANA_AC_STAT_RESET_RESET}, 345 {spx5_reg_get(s5, ASM_STAT_CFG), ASM_STAT_CFG_STAT_CNT_CLR_SHOT}, 346 {spx5_reg_get(s5, QSYS_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 347 {spx5_reg_get(s5, REW_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 348 {spx5_reg_get(s5, VOP_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 349 {spx5_reg_get(s5, ANA_AC_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 350 {spx5_reg_get(s5, ASM_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 351 {spx5_reg_get(s5, EACL_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 352 {spx5_reg_get(s5, VCAP_SUPER_RAM_INIT), QSYS_RAM_INIT_RAM_INIT}, 353 {spx5_reg_get(s5, DSM_RAM_INIT), QSYS_RAM_INIT_RAM_INIT} 354 }; 355 const struct sparx5_ram_config *cfg; 356 u32 value, pending, jdx, idx; 357 358 for (jdx = 0; jdx < 10; jdx++) { 359 pending = ARRAY_SIZE(spx5_ram_cfg); 360 for (idx = 0; idx < ARRAY_SIZE(spx5_ram_cfg); idx++) { 361 cfg = &spx5_ram_cfg[idx]; 362 if (jdx == 0) { 363 writel(cfg->init_val, cfg->init_reg); 364 } else { 365 value = readl(cfg->init_reg); 366 if ((value & cfg->init_val) != cfg->init_val) 367 pending--; 368 } 369 } 370 if (!pending) 371 break; 372 usleep_range(USEC_PER_MSEC, 2 * USEC_PER_MSEC); 373 } 374 375 if (pending > 0) { 376 /* Still initializing, should be complete in 377 * less than 1ms 378 */ 379 dev_err(s5->dev, "Memory initialization error\n"); 380 return -EINVAL; 381 } 382 return 0; 383 } 384 385 static int sparx5_init_switchcore(struct sparx5 *sparx5) 386 { 387 u32 value; 388 int err = 0; 389 390 spx5_rmw(EACL_POL_EACL_CFG_EACL_FORCE_INIT_SET(1), 391 EACL_POL_EACL_CFG_EACL_FORCE_INIT, 392 sparx5, 393 EACL_POL_EACL_CFG); 394 395 spx5_rmw(EACL_POL_EACL_CFG_EACL_FORCE_INIT_SET(0), 396 EACL_POL_EACL_CFG_EACL_FORCE_INIT, 397 sparx5, 398 EACL_POL_EACL_CFG); 399 400 /* Initialize memories, if not done already */ 401 value = spx5_rd(sparx5, HSCH_RESET_CFG); 402 if (!(value & HSCH_RESET_CFG_CORE_ENA)) { 403 err = sparx5_init_ram(sparx5); 404 if (err) 405 return err; 406 } 407 408 /* Reset counters */ 409 spx5_wr(ANA_AC_STAT_RESET_RESET_SET(1), sparx5, ANA_AC_STAT_RESET); 410 spx5_wr(ASM_STAT_CFG_STAT_CNT_CLR_SHOT_SET(1), sparx5, ASM_STAT_CFG); 411 412 /* Enable switch-core and queue system */ 413 spx5_wr(HSCH_RESET_CFG_CORE_ENA_SET(1), sparx5, HSCH_RESET_CFG); 414 415 return 0; 416 } 417 418 static int sparx5_init_coreclock(struct sparx5 *sparx5) 419 { 420 enum sparx5_core_clockfreq freq = sparx5->coreclock; 421 u32 clk_div, clk_period, pol_upd_int, idx; 422 423 /* Verify if core clock frequency is supported on target. 424 * If 'VTSS_CORE_CLOCK_DEFAULT' then the highest supported 425 * freq. is used 426 */ 427 switch (sparx5->target_ct) { 428 case SPX5_TARGET_CT_7546: 429 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) 430 freq = SPX5_CORE_CLOCK_250MHZ; 431 else if (sparx5->coreclock != SPX5_CORE_CLOCK_250MHZ) 432 freq = 0; /* Not supported */ 433 break; 434 case SPX5_TARGET_CT_7549: 435 case SPX5_TARGET_CT_7552: 436 case SPX5_TARGET_CT_7556: 437 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) 438 freq = SPX5_CORE_CLOCK_500MHZ; 439 else if (sparx5->coreclock != SPX5_CORE_CLOCK_500MHZ) 440 freq = 0; /* Not supported */ 441 break; 442 case SPX5_TARGET_CT_7558: 443 case SPX5_TARGET_CT_7558TSN: 444 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) 445 freq = SPX5_CORE_CLOCK_625MHZ; 446 else if (sparx5->coreclock != SPX5_CORE_CLOCK_625MHZ) 447 freq = 0; /* Not supported */ 448 break; 449 case SPX5_TARGET_CT_7546TSN: 450 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) 451 freq = SPX5_CORE_CLOCK_625MHZ; 452 break; 453 case SPX5_TARGET_CT_7549TSN: 454 case SPX5_TARGET_CT_7552TSN: 455 case SPX5_TARGET_CT_7556TSN: 456 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) 457 freq = SPX5_CORE_CLOCK_625MHZ; 458 else if (sparx5->coreclock == SPX5_CORE_CLOCK_250MHZ) 459 freq = 0; /* Not supported */ 460 break; 461 default: 462 dev_err(sparx5->dev, "Target (%#04x) not supported\n", 463 sparx5->target_ct); 464 return -ENODEV; 465 } 466 467 switch (freq) { 468 case SPX5_CORE_CLOCK_250MHZ: 469 clk_div = 10; 470 pol_upd_int = 312; 471 break; 472 case SPX5_CORE_CLOCK_500MHZ: 473 clk_div = 5; 474 pol_upd_int = 624; 475 break; 476 case SPX5_CORE_CLOCK_625MHZ: 477 clk_div = 4; 478 pol_upd_int = 780; 479 break; 480 default: 481 dev_err(sparx5->dev, "%d coreclock not supported on (%#04x)\n", 482 sparx5->coreclock, sparx5->target_ct); 483 return -EINVAL; 484 } 485 486 /* Update state with chosen frequency */ 487 sparx5->coreclock = freq; 488 489 /* Configure the LCPLL */ 490 spx5_rmw(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV_SET(clk_div) | 491 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV_SET(0) | 492 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR_SET(0) | 493 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL_SET(0) | 494 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA_SET(0) | 495 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA_SET(1), 496 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV | 497 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV | 498 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR | 499 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL | 500 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA | 501 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA, 502 sparx5, 503 CLKGEN_LCPLL1_CORE_CLK_CFG); 504 505 clk_period = sparx5_clk_period(freq); 506 507 spx5_rmw(HSCH_SYS_CLK_PER_100PS_SET(clk_period / 100), 508 HSCH_SYS_CLK_PER_100PS, 509 sparx5, 510 HSCH_SYS_CLK_PER); 511 512 spx5_rmw(ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS_SET(clk_period / 100), 513 ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS, 514 sparx5, 515 ANA_AC_POL_BDLB_DLB_CTRL); 516 517 spx5_rmw(ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS_SET(clk_period / 100), 518 ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS, 519 sparx5, 520 ANA_AC_POL_SLB_DLB_CTRL); 521 522 spx5_rmw(LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS_SET(clk_period / 100), 523 LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS, 524 sparx5, 525 LRN_AUTOAGE_CFG_1); 526 527 for (idx = 0; idx < 3; idx++) 528 spx5_rmw(GCB_SIO_CLOCK_SYS_CLK_PERIOD_SET(clk_period / 100), 529 GCB_SIO_CLOCK_SYS_CLK_PERIOD, 530 sparx5, 531 GCB_SIO_CLOCK(idx)); 532 533 spx5_rmw(HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY_SET 534 ((256 * 1000) / clk_period), 535 HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY, 536 sparx5, 537 HSCH_TAS_STATEMACHINE_CFG); 538 539 spx5_rmw(ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT_SET(pol_upd_int), 540 ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT, 541 sparx5, 542 ANA_AC_POL_POL_UPD_INT_CFG); 543 544 return 0; 545 } 546 547 static int sparx5_qlim_set(struct sparx5 *sparx5) 548 { 549 u32 res, dp, prio; 550 551 for (res = 0; res < 2; res++) { 552 for (prio = 0; prio < 8; prio++) 553 spx5_wr(0xFFF, sparx5, 554 QRES_RES_CFG(prio + 630 + res * 1024)); 555 556 for (dp = 0; dp < 4; dp++) 557 spx5_wr(0xFFF, sparx5, 558 QRES_RES_CFG(dp + 638 + res * 1024)); 559 } 560 561 /* Set 80,90,95,100% of memory size for top watermarks */ 562 spx5_wr(QLIM_WM(80), sparx5, XQS_QLIMIT_SHR_QLIM_CFG(0)); 563 spx5_wr(QLIM_WM(90), sparx5, XQS_QLIMIT_SHR_CTOP_CFG(0)); 564 spx5_wr(QLIM_WM(95), sparx5, XQS_QLIMIT_SHR_ATOP_CFG(0)); 565 spx5_wr(QLIM_WM(100), sparx5, XQS_QLIMIT_SHR_TOP_CFG(0)); 566 567 return 0; 568 } 569 570 /* Some boards needs to map the SGPIO for signal detect explicitly to the 571 * port module 572 */ 573 static void sparx5_board_init(struct sparx5 *sparx5) 574 { 575 int idx; 576 577 if (!sparx5->sd_sgpio_remapping) 578 return; 579 580 /* Enable SGPIO Signal Detect remapping */ 581 spx5_rmw(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL, 582 GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL, 583 sparx5, 584 GCB_HW_SGPIO_SD_CFG); 585 586 /* Refer to LOS SGPIO */ 587 for (idx = 0; idx < SPX5_PORTS; idx++) 588 if (sparx5->ports[idx]) 589 if (sparx5->ports[idx]->conf.sd_sgpio != ~0) 590 spx5_wr(sparx5->ports[idx]->conf.sd_sgpio, 591 sparx5, 592 GCB_HW_SGPIO_TO_SD_MAP_CFG(idx)); 593 } 594 595 static int sparx5_start(struct sparx5 *sparx5) 596 { 597 u8 broadcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; 598 char queue_name[32]; 599 u32 idx; 600 int err; 601 602 /* Setup own UPSIDs */ 603 for (idx = 0; idx < 3; idx++) { 604 spx5_wr(idx, sparx5, ANA_AC_OWN_UPSID(idx)); 605 spx5_wr(idx, sparx5, ANA_CL_OWN_UPSID(idx)); 606 spx5_wr(idx, sparx5, ANA_L2_OWN_UPSID(idx)); 607 spx5_wr(idx, sparx5, REW_OWN_UPSID(idx)); 608 } 609 610 /* Enable CPU ports */ 611 for (idx = SPX5_PORTS; idx < SPX5_PORTS_ALL; idx++) 612 spx5_rmw(QFWD_SWITCH_PORT_MODE_PORT_ENA_SET(1), 613 QFWD_SWITCH_PORT_MODE_PORT_ENA, 614 sparx5, 615 QFWD_SWITCH_PORT_MODE(idx)); 616 617 /* Init masks */ 618 sparx5_update_fwd(sparx5); 619 620 /* CPU copy CPU pgids */ 621 spx5_wr(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_SET(1), 622 sparx5, ANA_AC_PGID_MISC_CFG(PGID_CPU)); 623 spx5_wr(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_SET(1), 624 sparx5, ANA_AC_PGID_MISC_CFG(PGID_BCAST)); 625 626 /* Recalc injected frame FCS */ 627 for (idx = SPX5_PORT_CPU_0; idx <= SPX5_PORT_CPU_1; idx++) 628 spx5_rmw(ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA_SET(1), 629 ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA, 630 sparx5, ANA_CL_FILTER_CTRL(idx)); 631 632 /* Init MAC table, ageing */ 633 sparx5_mact_init(sparx5); 634 635 /* Init PGID table arbitrator */ 636 sparx5_pgid_init(sparx5); 637 638 /* Setup VLANs */ 639 sparx5_vlan_init(sparx5); 640 641 /* Add host mode BC address (points only to CPU) */ 642 sparx5_mact_learn(sparx5, PGID_CPU, broadcast, NULL_VID); 643 644 /* Enable queue limitation watermarks */ 645 sparx5_qlim_set(sparx5); 646 647 err = sparx5_config_auto_calendar(sparx5); 648 if (err) 649 return err; 650 651 err = sparx5_config_dsm_calendar(sparx5); 652 if (err) 653 return err; 654 655 /* Init stats */ 656 err = sparx_stats_init(sparx5); 657 if (err) 658 return err; 659 660 /* Init mact_sw struct */ 661 mutex_init(&sparx5->mact_lock); 662 INIT_LIST_HEAD(&sparx5->mact_entries); 663 snprintf(queue_name, sizeof(queue_name), "%s-mact", 664 dev_name(sparx5->dev)); 665 sparx5->mact_queue = create_singlethread_workqueue(queue_name); 666 if (!sparx5->mact_queue) 667 return -ENOMEM; 668 669 INIT_DELAYED_WORK(&sparx5->mact_work, sparx5_mact_pull_work); 670 queue_delayed_work(sparx5->mact_queue, &sparx5->mact_work, 671 SPX5_MACT_PULL_DELAY); 672 673 mutex_init(&sparx5->mdb_lock); 674 INIT_LIST_HEAD(&sparx5->mdb_entries); 675 676 err = sparx5_register_netdevs(sparx5); 677 if (err) 678 return err; 679 680 sparx5_board_init(sparx5); 681 err = sparx5_register_notifier_blocks(sparx5); 682 if (err) 683 return err; 684 685 err = sparx5_vcap_init(sparx5); 686 if (err) { 687 sparx5_unregister_notifier_blocks(sparx5); 688 return err; 689 } 690 691 /* Start Frame DMA with fallback to register based INJ/XTR */ 692 err = -ENXIO; 693 if (sparx5->fdma_irq >= 0) { 694 if (GCB_CHIP_ID_REV_ID_GET(sparx5->chip_id) > 0) 695 err = devm_request_threaded_irq(sparx5->dev, 696 sparx5->fdma_irq, 697 NULL, 698 sparx5_fdma_handler, 699 IRQF_ONESHOT, 700 "sparx5-fdma", sparx5); 701 if (!err) 702 err = sparx5_fdma_start(sparx5); 703 if (err) 704 sparx5->fdma_irq = -ENXIO; 705 } else { 706 sparx5->fdma_irq = -ENXIO; 707 } 708 if (err && sparx5->xtr_irq >= 0) { 709 err = devm_request_irq(sparx5->dev, sparx5->xtr_irq, 710 sparx5_xtr_handler, IRQF_SHARED, 711 "sparx5-xtr", sparx5); 712 if (!err) 713 err = sparx5_manual_injection_mode(sparx5); 714 if (err) 715 sparx5->xtr_irq = -ENXIO; 716 } else { 717 sparx5->xtr_irq = -ENXIO; 718 } 719 720 if (sparx5->ptp_irq >= 0) { 721 err = devm_request_threaded_irq(sparx5->dev, sparx5->ptp_irq, 722 NULL, sparx5_ptp_irq_handler, 723 IRQF_ONESHOT, "sparx5-ptp", 724 sparx5); 725 if (err) 726 sparx5->ptp_irq = -ENXIO; 727 728 sparx5->ptp = 1; 729 } 730 731 return err; 732 } 733 734 static void sparx5_cleanup_ports(struct sparx5 *sparx5) 735 { 736 sparx5_unregister_netdevs(sparx5); 737 sparx5_destroy_netdevs(sparx5); 738 } 739 740 static int mchp_sparx5_probe(struct platform_device *pdev) 741 { 742 struct initial_port_config *configs, *config; 743 struct device_node *np = pdev->dev.of_node; 744 struct device_node *ports, *portnp; 745 struct reset_control *reset; 746 struct sparx5 *sparx5; 747 int idx = 0, err = 0; 748 749 if (!np && !pdev->dev.platform_data) 750 return -ENODEV; 751 752 sparx5 = devm_kzalloc(&pdev->dev, sizeof(*sparx5), GFP_KERNEL); 753 if (!sparx5) 754 return -ENOMEM; 755 756 platform_set_drvdata(pdev, sparx5); 757 sparx5->pdev = pdev; 758 sparx5->dev = &pdev->dev; 759 760 /* Do switch core reset if available */ 761 reset = devm_reset_control_get_optional_shared(&pdev->dev, "switch"); 762 if (IS_ERR(reset)) 763 return dev_err_probe(&pdev->dev, PTR_ERR(reset), 764 "Failed to get switch reset controller.\n"); 765 reset_control_reset(reset); 766 767 /* Default values, some from DT */ 768 sparx5->coreclock = SPX5_CORE_CLOCK_DEFAULT; 769 770 sparx5->debugfs_root = debugfs_create_dir("sparx5", NULL); 771 772 ports = of_get_child_by_name(np, "ethernet-ports"); 773 if (!ports) { 774 dev_err(sparx5->dev, "no ethernet-ports child node found\n"); 775 return -ENODEV; 776 } 777 sparx5->port_count = of_get_child_count(ports); 778 779 configs = kcalloc(sparx5->port_count, 780 sizeof(struct initial_port_config), GFP_KERNEL); 781 if (!configs) { 782 err = -ENOMEM; 783 goto cleanup_pnode; 784 } 785 786 for_each_available_child_of_node(ports, portnp) { 787 struct sparx5_port_config *conf; 788 struct phy *serdes; 789 u32 portno; 790 791 err = of_property_read_u32(portnp, "reg", &portno); 792 if (err) { 793 dev_err(sparx5->dev, "port reg property error\n"); 794 continue; 795 } 796 config = &configs[idx]; 797 conf = &config->conf; 798 conf->speed = SPEED_UNKNOWN; 799 conf->bandwidth = SPEED_UNKNOWN; 800 err = of_get_phy_mode(portnp, &conf->phy_mode); 801 if (err) { 802 dev_err(sparx5->dev, "port %u: missing phy-mode\n", 803 portno); 804 continue; 805 } 806 err = of_property_read_u32(portnp, "microchip,bandwidth", 807 &conf->bandwidth); 808 if (err) { 809 dev_err(sparx5->dev, "port %u: missing bandwidth\n", 810 portno); 811 continue; 812 } 813 err = of_property_read_u32(portnp, "microchip,sd-sgpio", &conf->sd_sgpio); 814 if (err) 815 conf->sd_sgpio = ~0; 816 else 817 sparx5->sd_sgpio_remapping = true; 818 serdes = devm_of_phy_get(sparx5->dev, portnp, NULL); 819 if (IS_ERR(serdes)) { 820 err = dev_err_probe(sparx5->dev, PTR_ERR(serdes), 821 "port %u: missing serdes\n", 822 portno); 823 of_node_put(portnp); 824 goto cleanup_config; 825 } 826 config->portno = portno; 827 config->node = portnp; 828 config->serdes = serdes; 829 830 conf->media = PHY_MEDIA_DAC; 831 conf->serdes_reset = true; 832 conf->portmode = conf->phy_mode; 833 conf->power_down = true; 834 idx++; 835 } 836 837 err = sparx5_create_targets(sparx5); 838 if (err) 839 goto cleanup_config; 840 841 if (of_get_mac_address(np, sparx5->base_mac)) { 842 dev_info(sparx5->dev, "MAC addr was not set, use random MAC\n"); 843 eth_random_addr(sparx5->base_mac); 844 sparx5->base_mac[5] = 0; 845 } 846 847 sparx5->fdma_irq = platform_get_irq_byname(sparx5->pdev, "fdma"); 848 sparx5->xtr_irq = platform_get_irq_byname(sparx5->pdev, "xtr"); 849 sparx5->ptp_irq = platform_get_irq_byname(sparx5->pdev, "ptp"); 850 851 /* Read chip ID to check CPU interface */ 852 sparx5->chip_id = spx5_rd(sparx5, GCB_CHIP_ID); 853 854 sparx5->target_ct = (enum spx5_target_chiptype) 855 GCB_CHIP_ID_PART_ID_GET(sparx5->chip_id); 856 857 /* Initialize Switchcore and internal RAMs */ 858 err = sparx5_init_switchcore(sparx5); 859 if (err) { 860 dev_err(sparx5->dev, "Switchcore initialization error\n"); 861 goto cleanup_config; 862 } 863 864 /* Initialize the LC-PLL (core clock) and set affected registers */ 865 err = sparx5_init_coreclock(sparx5); 866 if (err) { 867 dev_err(sparx5->dev, "LC-PLL initialization error\n"); 868 goto cleanup_config; 869 } 870 871 for (idx = 0; idx < sparx5->port_count; ++idx) { 872 config = &configs[idx]; 873 if (!config->node) 874 continue; 875 876 err = sparx5_create_port(sparx5, config); 877 if (err) { 878 dev_err(sparx5->dev, "port create error\n"); 879 goto cleanup_ports; 880 } 881 } 882 883 err = sparx5_start(sparx5); 884 if (err) { 885 dev_err(sparx5->dev, "Start failed\n"); 886 goto cleanup_ports; 887 } 888 889 err = sparx5_qos_init(sparx5); 890 if (err) { 891 dev_err(sparx5->dev, "Failed to initialize QoS\n"); 892 goto cleanup_ports; 893 } 894 895 err = sparx5_ptp_init(sparx5); 896 if (err) { 897 dev_err(sparx5->dev, "PTP failed\n"); 898 goto cleanup_ports; 899 } 900 goto cleanup_config; 901 902 cleanup_ports: 903 sparx5_cleanup_ports(sparx5); 904 if (sparx5->mact_queue) 905 destroy_workqueue(sparx5->mact_queue); 906 cleanup_config: 907 kfree(configs); 908 cleanup_pnode: 909 of_node_put(ports); 910 return err; 911 } 912 913 static int mchp_sparx5_remove(struct platform_device *pdev) 914 { 915 struct sparx5 *sparx5 = platform_get_drvdata(pdev); 916 917 debugfs_remove_recursive(sparx5->debugfs_root); 918 if (sparx5->xtr_irq) { 919 disable_irq(sparx5->xtr_irq); 920 sparx5->xtr_irq = -ENXIO; 921 } 922 if (sparx5->fdma_irq) { 923 disable_irq(sparx5->fdma_irq); 924 sparx5->fdma_irq = -ENXIO; 925 } 926 sparx5_ptp_deinit(sparx5); 927 sparx5_fdma_stop(sparx5); 928 sparx5_cleanup_ports(sparx5); 929 sparx5_vcap_destroy(sparx5); 930 /* Unregister netdevs */ 931 sparx5_unregister_notifier_blocks(sparx5); 932 destroy_workqueue(sparx5->mact_queue); 933 934 return 0; 935 } 936 937 static const struct of_device_id mchp_sparx5_match[] = { 938 { .compatible = "microchip,sparx5-switch" }, 939 { } 940 }; 941 MODULE_DEVICE_TABLE(of, mchp_sparx5_match); 942 943 static struct platform_driver mchp_sparx5_driver = { 944 .probe = mchp_sparx5_probe, 945 .remove = mchp_sparx5_remove, 946 .driver = { 947 .name = "sparx5-switch", 948 .of_match_table = mchp_sparx5_match, 949 }, 950 }; 951 952 module_platform_driver(mchp_sparx5_driver); 953 954 MODULE_DESCRIPTION("Microchip Sparx5 switch driver"); 955 MODULE_AUTHOR("Steen Hegelund <steen.hegelund@microchip.com>"); 956 MODULE_LICENSE("Dual MIT/GPL"); 957