19ca1bb2cSRoi Dayan // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
29ca1bb2cSRoi Dayan // Copyright (c) 2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
39ca1bb2cSRoi Dayan 
49ca1bb2cSRoi Dayan #include <linux/tc_act/tc_csum.h>
59ca1bb2cSRoi Dayan #include "act.h"
69ca1bb2cSRoi Dayan #include "en/tc_priv.h"
79ca1bb2cSRoi Dayan 
89ca1bb2cSRoi Dayan static bool
csum_offload_supported(struct mlx5e_priv * priv,u32 action,u32 update_flags,struct netlink_ext_ack * extack)99ca1bb2cSRoi Dayan csum_offload_supported(struct mlx5e_priv *priv,
109ca1bb2cSRoi Dayan 		       u32 action,
119ca1bb2cSRoi Dayan 		       u32 update_flags,
129ca1bb2cSRoi Dayan 		       struct netlink_ext_ack *extack)
139ca1bb2cSRoi Dayan {
149ca1bb2cSRoi Dayan 	u32 prot_flags = TCA_CSUM_UPDATE_FLAG_IPV4HDR | TCA_CSUM_UPDATE_FLAG_TCP |
159ca1bb2cSRoi Dayan 			 TCA_CSUM_UPDATE_FLAG_UDP;
169ca1bb2cSRoi Dayan 
179ca1bb2cSRoi Dayan 	/*  The HW recalcs checksums only if re-writing headers */
189ca1bb2cSRoi Dayan 	if (!(action & MLX5_FLOW_CONTEXT_ACTION_MOD_HDR)) {
199ca1bb2cSRoi Dayan 		NL_SET_ERR_MSG_MOD(extack,
209ca1bb2cSRoi Dayan 				   "TC csum action is only offloaded with pedit");
219ca1bb2cSRoi Dayan 		netdev_warn(priv->netdev,
229ca1bb2cSRoi Dayan 			    "TC csum action is only offloaded with pedit\n");
239ca1bb2cSRoi Dayan 		return false;
249ca1bb2cSRoi Dayan 	}
259ca1bb2cSRoi Dayan 
269ca1bb2cSRoi Dayan 	if (update_flags & ~prot_flags) {
279ca1bb2cSRoi Dayan 		NL_SET_ERR_MSG_MOD(extack,
289ca1bb2cSRoi Dayan 				   "can't offload TC csum action for some header/s");
299ca1bb2cSRoi Dayan 		netdev_warn(priv->netdev,
309ca1bb2cSRoi Dayan 			    "can't offload TC csum action for some header/s - flags %#x\n",
319ca1bb2cSRoi Dayan 			    update_flags);
329ca1bb2cSRoi Dayan 		return false;
339ca1bb2cSRoi Dayan 	}
349ca1bb2cSRoi Dayan 
359ca1bb2cSRoi Dayan 	return true;
369ca1bb2cSRoi Dayan }
379ca1bb2cSRoi Dayan 
389ca1bb2cSRoi Dayan static bool
tc_act_can_offload_csum(struct mlx5e_tc_act_parse_state * parse_state,const struct flow_action_entry * act,int act_index,struct mlx5_flow_attr * attr)399ca1bb2cSRoi Dayan tc_act_can_offload_csum(struct mlx5e_tc_act_parse_state *parse_state,
409ca1bb2cSRoi Dayan 			const struct flow_action_entry *act,
41*8be9686dSRoi Dayan 			int act_index,
42*8be9686dSRoi Dayan 			struct mlx5_flow_attr *attr)
439ca1bb2cSRoi Dayan {
449ca1bb2cSRoi Dayan 	struct mlx5e_tc_flow *flow = parse_state->flow;
459ca1bb2cSRoi Dayan 
46*8be9686dSRoi Dayan 	return csum_offload_supported(flow->priv, attr->action,
479ca1bb2cSRoi Dayan 				      act->csum_flags, parse_state->extack);
489ca1bb2cSRoi Dayan }
499ca1bb2cSRoi Dayan 
509ca1bb2cSRoi Dayan static int
tc_act_parse_csum(struct mlx5e_tc_act_parse_state * parse_state,const struct flow_action_entry * act,struct mlx5e_priv * priv,struct mlx5_flow_attr * attr)519ca1bb2cSRoi Dayan tc_act_parse_csum(struct mlx5e_tc_act_parse_state *parse_state,
529ca1bb2cSRoi Dayan 		  const struct flow_action_entry *act,
539ca1bb2cSRoi Dayan 		  struct mlx5e_priv *priv,
549ca1bb2cSRoi Dayan 		  struct mlx5_flow_attr *attr)
559ca1bb2cSRoi Dayan {
569ca1bb2cSRoi Dayan 	return 0;
579ca1bb2cSRoi Dayan }
589ca1bb2cSRoi Dayan 
599ca1bb2cSRoi Dayan struct mlx5e_tc_act mlx5e_tc_act_csum = {
609ca1bb2cSRoi Dayan 	.can_offload = tc_act_can_offload_csum,
619ca1bb2cSRoi Dayan 	.parse_action = tc_act_parse_csum,
629ca1bb2cSRoi Dayan };
63