1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
3 
4 #include "ixgbe_x540.h"
5 #include "ixgbe_type.h"
6 #include "ixgbe_common.h"
7 #include "ixgbe_phy.h"
8 
9 static s32 ixgbe_setup_kr_speed_x550em(struct ixgbe_hw *, ixgbe_link_speed);
10 static s32 ixgbe_setup_fc_x550em(struct ixgbe_hw *);
11 static void ixgbe_fc_autoneg_fiber_x550em_a(struct ixgbe_hw *);
12 static void ixgbe_fc_autoneg_backplane_x550em_a(struct ixgbe_hw *);
13 static s32 ixgbe_setup_fc_backplane_x550em_a(struct ixgbe_hw *);
14 
15 static s32 ixgbe_get_invariants_X550_x(struct ixgbe_hw *hw)
16 {
17 	struct ixgbe_mac_info *mac = &hw->mac;
18 	struct ixgbe_phy_info *phy = &hw->phy;
19 	struct ixgbe_link_info *link = &hw->link;
20 
21 	/* Start with X540 invariants, since so simular */
22 	ixgbe_get_invariants_X540(hw);
23 
24 	if (mac->ops.get_media_type(hw) != ixgbe_media_type_copper)
25 		phy->ops.set_phy_power = NULL;
26 
27 	link->addr = IXGBE_CS4227;
28 
29 	return 0;
30 }
31 
32 static s32 ixgbe_get_invariants_X550_x_fw(struct ixgbe_hw *hw)
33 {
34 	struct ixgbe_phy_info *phy = &hw->phy;
35 
36 	/* Start with X540 invariants, since so similar */
37 	ixgbe_get_invariants_X540(hw);
38 
39 	phy->ops.set_phy_power = NULL;
40 
41 	return 0;
42 }
43 
44 static s32 ixgbe_get_invariants_X550_a(struct ixgbe_hw *hw)
45 {
46 	struct ixgbe_mac_info *mac = &hw->mac;
47 	struct ixgbe_phy_info *phy = &hw->phy;
48 
49 	/* Start with X540 invariants, since so simular */
50 	ixgbe_get_invariants_X540(hw);
51 
52 	if (mac->ops.get_media_type(hw) != ixgbe_media_type_copper)
53 		phy->ops.set_phy_power = NULL;
54 
55 	return 0;
56 }
57 
58 static s32 ixgbe_get_invariants_X550_a_fw(struct ixgbe_hw *hw)
59 {
60 	struct ixgbe_phy_info *phy = &hw->phy;
61 
62 	/* Start with X540 invariants, since so similar */
63 	ixgbe_get_invariants_X540(hw);
64 
65 	phy->ops.set_phy_power = NULL;
66 
67 	return 0;
68 }
69 
70 /** ixgbe_setup_mux_ctl - Setup ESDP register for I2C mux control
71  *  @hw: pointer to hardware structure
72  **/
73 static void ixgbe_setup_mux_ctl(struct ixgbe_hw *hw)
74 {
75 	u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
76 
77 	if (hw->bus.lan_id) {
78 		esdp &= ~(IXGBE_ESDP_SDP1_NATIVE | IXGBE_ESDP_SDP1);
79 		esdp |= IXGBE_ESDP_SDP1_DIR;
80 	}
81 	esdp &= ~(IXGBE_ESDP_SDP0_NATIVE | IXGBE_ESDP_SDP0_DIR);
82 	IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
83 	IXGBE_WRITE_FLUSH(hw);
84 }
85 
86 /**
87  * ixgbe_read_cs4227 - Read CS4227 register
88  * @hw: pointer to hardware structure
89  * @reg: register number to write
90  * @value: pointer to receive value read
91  *
92  * Returns status code
93  */
94 static s32 ixgbe_read_cs4227(struct ixgbe_hw *hw, u16 reg, u16 *value)
95 {
96 	return hw->link.ops.read_link_unlocked(hw, hw->link.addr, reg, value);
97 }
98 
99 /**
100  * ixgbe_write_cs4227 - Write CS4227 register
101  * @hw: pointer to hardware structure
102  * @reg: register number to write
103  * @value: value to write to register
104  *
105  * Returns status code
106  */
107 static s32 ixgbe_write_cs4227(struct ixgbe_hw *hw, u16 reg, u16 value)
108 {
109 	return hw->link.ops.write_link_unlocked(hw, hw->link.addr, reg, value);
110 }
111 
112 /**
113  * ixgbe_read_pe - Read register from port expander
114  * @hw: pointer to hardware structure
115  * @reg: register number to read
116  * @value: pointer to receive read value
117  *
118  * Returns status code
119  */
120 static s32 ixgbe_read_pe(struct ixgbe_hw *hw, u8 reg, u8 *value)
121 {
122 	s32 status;
123 
124 	status = ixgbe_read_i2c_byte_generic_unlocked(hw, reg, IXGBE_PE, value);
125 	if (status)
126 		hw_err(hw, "port expander access failed with %d\n", status);
127 	return status;
128 }
129 
130 /**
131  * ixgbe_write_pe - Write register to port expander
132  * @hw: pointer to hardware structure
133  * @reg: register number to write
134  * @value: value to write
135  *
136  * Returns status code
137  */
138 static s32 ixgbe_write_pe(struct ixgbe_hw *hw, u8 reg, u8 value)
139 {
140 	s32 status;
141 
142 	status = ixgbe_write_i2c_byte_generic_unlocked(hw, reg, IXGBE_PE,
143 						       value);
144 	if (status)
145 		hw_err(hw, "port expander access failed with %d\n", status);
146 	return status;
147 }
148 
149 /**
150  * ixgbe_reset_cs4227 - Reset CS4227 using port expander
151  * @hw: pointer to hardware structure
152  *
153  * This function assumes that the caller has acquired the proper semaphore.
154  * Returns error code
155  */
156 static s32 ixgbe_reset_cs4227(struct ixgbe_hw *hw)
157 {
158 	s32 status;
159 	u32 retry;
160 	u16 value;
161 	u8 reg;
162 
163 	/* Trigger hard reset. */
164 	status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, &reg);
165 	if (status)
166 		return status;
167 	reg |= IXGBE_PE_BIT1;
168 	status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
169 	if (status)
170 		return status;
171 
172 	status = ixgbe_read_pe(hw, IXGBE_PE_CONFIG, &reg);
173 	if (status)
174 		return status;
175 	reg &= ~IXGBE_PE_BIT1;
176 	status = ixgbe_write_pe(hw, IXGBE_PE_CONFIG, reg);
177 	if (status)
178 		return status;
179 
180 	status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, &reg);
181 	if (status)
182 		return status;
183 	reg &= ~IXGBE_PE_BIT1;
184 	status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
185 	if (status)
186 		return status;
187 
188 	usleep_range(IXGBE_CS4227_RESET_HOLD, IXGBE_CS4227_RESET_HOLD + 100);
189 
190 	status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, &reg);
191 	if (status)
192 		return status;
193 	reg |= IXGBE_PE_BIT1;
194 	status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
195 	if (status)
196 		return status;
197 
198 	/* Wait for the reset to complete. */
199 	msleep(IXGBE_CS4227_RESET_DELAY);
200 	for (retry = 0; retry < IXGBE_CS4227_RETRIES; retry++) {
201 		status = ixgbe_read_cs4227(hw, IXGBE_CS4227_EFUSE_STATUS,
202 					   &value);
203 		if (!status && value == IXGBE_CS4227_EEPROM_LOAD_OK)
204 			break;
205 		msleep(IXGBE_CS4227_CHECK_DELAY);
206 	}
207 	if (retry == IXGBE_CS4227_RETRIES) {
208 		hw_err(hw, "CS4227 reset did not complete\n");
209 		return IXGBE_ERR_PHY;
210 	}
211 
212 	status = ixgbe_read_cs4227(hw, IXGBE_CS4227_EEPROM_STATUS, &value);
213 	if (status || !(value & IXGBE_CS4227_EEPROM_LOAD_OK)) {
214 		hw_err(hw, "CS4227 EEPROM did not load successfully\n");
215 		return IXGBE_ERR_PHY;
216 	}
217 
218 	return 0;
219 }
220 
221 /**
222  * ixgbe_check_cs4227 - Check CS4227 and reset as needed
223  * @hw: pointer to hardware structure
224  */
225 static void ixgbe_check_cs4227(struct ixgbe_hw *hw)
226 {
227 	u32 swfw_mask = hw->phy.phy_semaphore_mask;
228 	s32 status;
229 	u16 value;
230 	u8 retry;
231 
232 	for (retry = 0; retry < IXGBE_CS4227_RETRIES; retry++) {
233 		status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
234 		if (status) {
235 			hw_err(hw, "semaphore failed with %d\n", status);
236 			msleep(IXGBE_CS4227_CHECK_DELAY);
237 			continue;
238 		}
239 
240 		/* Get status of reset flow. */
241 		status = ixgbe_read_cs4227(hw, IXGBE_CS4227_SCRATCH, &value);
242 		if (!status && value == IXGBE_CS4227_RESET_COMPLETE)
243 			goto out;
244 
245 		if (status || value != IXGBE_CS4227_RESET_PENDING)
246 			break;
247 
248 		/* Reset is pending. Wait and check again. */
249 		hw->mac.ops.release_swfw_sync(hw, swfw_mask);
250 		msleep(IXGBE_CS4227_CHECK_DELAY);
251 	}
252 	/* If still pending, assume other instance failed. */
253 	if (retry == IXGBE_CS4227_RETRIES) {
254 		status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
255 		if (status) {
256 			hw_err(hw, "semaphore failed with %d\n", status);
257 			return;
258 		}
259 	}
260 
261 	/* Reset the CS4227. */
262 	status = ixgbe_reset_cs4227(hw);
263 	if (status) {
264 		hw_err(hw, "CS4227 reset failed: %d", status);
265 		goto out;
266 	}
267 
268 	/* Reset takes so long, temporarily release semaphore in case the
269 	 * other driver instance is waiting for the reset indication.
270 	 */
271 	ixgbe_write_cs4227(hw, IXGBE_CS4227_SCRATCH,
272 			   IXGBE_CS4227_RESET_PENDING);
273 	hw->mac.ops.release_swfw_sync(hw, swfw_mask);
274 	usleep_range(10000, 12000);
275 	status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
276 	if (status) {
277 		hw_err(hw, "semaphore failed with %d", status);
278 		return;
279 	}
280 
281 	/* Record completion for next time. */
282 	status = ixgbe_write_cs4227(hw, IXGBE_CS4227_SCRATCH,
283 				    IXGBE_CS4227_RESET_COMPLETE);
284 
285 out:
286 	hw->mac.ops.release_swfw_sync(hw, swfw_mask);
287 	msleep(hw->eeprom.semaphore_delay);
288 }
289 
290 /** ixgbe_identify_phy_x550em - Get PHY type based on device id
291  *  @hw: pointer to hardware structure
292  *
293  *  Returns error code
294  */
295 static s32 ixgbe_identify_phy_x550em(struct ixgbe_hw *hw)
296 {
297 	switch (hw->device_id) {
298 	case IXGBE_DEV_ID_X550EM_A_SFP:
299 		if (hw->bus.lan_id)
300 			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
301 		else
302 			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
303 		return ixgbe_identify_module_generic(hw);
304 	case IXGBE_DEV_ID_X550EM_X_SFP:
305 		/* set up for CS4227 usage */
306 		hw->phy.phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
307 		ixgbe_setup_mux_ctl(hw);
308 		ixgbe_check_cs4227(hw);
309 		fallthrough;
310 	case IXGBE_DEV_ID_X550EM_A_SFP_N:
311 		return ixgbe_identify_module_generic(hw);
312 	case IXGBE_DEV_ID_X550EM_X_KX4:
313 		hw->phy.type = ixgbe_phy_x550em_kx4;
314 		break;
315 	case IXGBE_DEV_ID_X550EM_X_XFI:
316 		hw->phy.type = ixgbe_phy_x550em_xfi;
317 		break;
318 	case IXGBE_DEV_ID_X550EM_X_KR:
319 	case IXGBE_DEV_ID_X550EM_A_KR:
320 	case IXGBE_DEV_ID_X550EM_A_KR_L:
321 		hw->phy.type = ixgbe_phy_x550em_kr;
322 		break;
323 	case IXGBE_DEV_ID_X550EM_A_10G_T:
324 		if (hw->bus.lan_id)
325 			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
326 		else
327 			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
328 		fallthrough;
329 	case IXGBE_DEV_ID_X550EM_X_10G_T:
330 		return ixgbe_identify_phy_generic(hw);
331 	case IXGBE_DEV_ID_X550EM_X_1G_T:
332 		hw->phy.type = ixgbe_phy_ext_1g_t;
333 		break;
334 	case IXGBE_DEV_ID_X550EM_A_1G_T:
335 	case IXGBE_DEV_ID_X550EM_A_1G_T_L:
336 		hw->phy.type = ixgbe_phy_fw;
337 		hw->phy.ops.read_reg = NULL;
338 		hw->phy.ops.write_reg = NULL;
339 		if (hw->bus.lan_id)
340 			hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY1_SM;
341 		else
342 			hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY0_SM;
343 		break;
344 	default:
345 		break;
346 	}
347 	return 0;
348 }
349 
350 static s32 ixgbe_read_phy_reg_x550em(struct ixgbe_hw *hw, u32 reg_addr,
351 				     u32 device_type, u16 *phy_data)
352 {
353 	return IXGBE_NOT_IMPLEMENTED;
354 }
355 
356 static s32 ixgbe_write_phy_reg_x550em(struct ixgbe_hw *hw, u32 reg_addr,
357 				      u32 device_type, u16 phy_data)
358 {
359 	return IXGBE_NOT_IMPLEMENTED;
360 }
361 
362 /**
363  * ixgbe_read_i2c_combined_generic - Perform I2C read combined operation
364  * @hw: pointer to the hardware structure
365  * @addr: I2C bus address to read from
366  * @reg: I2C device register to read from
367  * @val: pointer to location to receive read value
368  *
369  * Returns an error code on error.
370  **/
371 static s32 ixgbe_read_i2c_combined_generic(struct ixgbe_hw *hw, u8 addr,
372 					   u16 reg, u16 *val)
373 {
374 	return ixgbe_read_i2c_combined_generic_int(hw, addr, reg, val, true);
375 }
376 
377 /**
378  * ixgbe_read_i2c_combined_generic_unlocked - Do I2C read combined operation
379  * @hw: pointer to the hardware structure
380  * @addr: I2C bus address to read from
381  * @reg: I2C device register to read from
382  * @val: pointer to location to receive read value
383  *
384  * Returns an error code on error.
385  **/
386 static s32
387 ixgbe_read_i2c_combined_generic_unlocked(struct ixgbe_hw *hw, u8 addr,
388 					 u16 reg, u16 *val)
389 {
390 	return ixgbe_read_i2c_combined_generic_int(hw, addr, reg, val, false);
391 }
392 
393 /**
394  * ixgbe_write_i2c_combined_generic - Perform I2C write combined operation
395  * @hw: pointer to the hardware structure
396  * @addr: I2C bus address to write to
397  * @reg: I2C device register to write to
398  * @val: value to write
399  *
400  * Returns an error code on error.
401  **/
402 static s32 ixgbe_write_i2c_combined_generic(struct ixgbe_hw *hw,
403 					    u8 addr, u16 reg, u16 val)
404 {
405 	return ixgbe_write_i2c_combined_generic_int(hw, addr, reg, val, true);
406 }
407 
408 /**
409  * ixgbe_write_i2c_combined_generic_unlocked - Do I2C write combined operation
410  * @hw: pointer to the hardware structure
411  * @addr: I2C bus address to write to
412  * @reg: I2C device register to write to
413  * @val: value to write
414  *
415  * Returns an error code on error.
416  **/
417 static s32
418 ixgbe_write_i2c_combined_generic_unlocked(struct ixgbe_hw *hw,
419 					  u8 addr, u16 reg, u16 val)
420 {
421 	return ixgbe_write_i2c_combined_generic_int(hw, addr, reg, val, false);
422 }
423 
424 /**
425  * ixgbe_fw_phy_activity - Perform an activity on a PHY
426  * @hw: pointer to hardware structure
427  * @activity: activity to perform
428  * @data: Pointer to 4 32-bit words of data
429  */
430 s32 ixgbe_fw_phy_activity(struct ixgbe_hw *hw, u16 activity,
431 			  u32 (*data)[FW_PHY_ACT_DATA_COUNT])
432 {
433 	union {
434 		struct ixgbe_hic_phy_activity_req cmd;
435 		struct ixgbe_hic_phy_activity_resp rsp;
436 	} hic;
437 	u16 retries = FW_PHY_ACT_RETRIES;
438 	s32 rc;
439 	u32 i;
440 
441 	do {
442 		memset(&hic, 0, sizeof(hic));
443 		hic.cmd.hdr.cmd = FW_PHY_ACT_REQ_CMD;
444 		hic.cmd.hdr.buf_len = FW_PHY_ACT_REQ_LEN;
445 		hic.cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
446 		hic.cmd.port_number = hw->bus.lan_id;
447 		hic.cmd.activity_id = cpu_to_le16(activity);
448 		for (i = 0; i < ARRAY_SIZE(hic.cmd.data); ++i)
449 			hic.cmd.data[i] = cpu_to_be32((*data)[i]);
450 
451 		rc = ixgbe_host_interface_command(hw, &hic.cmd, sizeof(hic.cmd),
452 						  IXGBE_HI_COMMAND_TIMEOUT,
453 						  true);
454 		if (rc)
455 			return rc;
456 		if (hic.rsp.hdr.cmd_or_resp.ret_status ==
457 		    FW_CEM_RESP_STATUS_SUCCESS) {
458 			for (i = 0; i < FW_PHY_ACT_DATA_COUNT; ++i)
459 				(*data)[i] = be32_to_cpu(hic.rsp.data[i]);
460 			return 0;
461 		}
462 		usleep_range(20, 30);
463 		--retries;
464 	} while (retries > 0);
465 
466 	return IXGBE_ERR_HOST_INTERFACE_COMMAND;
467 }
468 
469 static const struct {
470 	u16 fw_speed;
471 	ixgbe_link_speed phy_speed;
472 } ixgbe_fw_map[] = {
473 	{ FW_PHY_ACT_LINK_SPEED_10, IXGBE_LINK_SPEED_10_FULL },
474 	{ FW_PHY_ACT_LINK_SPEED_100, IXGBE_LINK_SPEED_100_FULL },
475 	{ FW_PHY_ACT_LINK_SPEED_1G, IXGBE_LINK_SPEED_1GB_FULL },
476 	{ FW_PHY_ACT_LINK_SPEED_2_5G, IXGBE_LINK_SPEED_2_5GB_FULL },
477 	{ FW_PHY_ACT_LINK_SPEED_5G, IXGBE_LINK_SPEED_5GB_FULL },
478 	{ FW_PHY_ACT_LINK_SPEED_10G, IXGBE_LINK_SPEED_10GB_FULL },
479 };
480 
481 /**
482  * ixgbe_get_phy_id_fw - Get the phy ID via firmware command
483  * @hw: pointer to hardware structure
484  *
485  * Returns error code
486  */
487 static s32 ixgbe_get_phy_id_fw(struct ixgbe_hw *hw)
488 {
489 	u32 info[FW_PHY_ACT_DATA_COUNT] = { 0 };
490 	u16 phy_speeds;
491 	u16 phy_id_lo;
492 	s32 rc;
493 	u16 i;
494 
495 	if (hw->phy.id)
496 		return 0;
497 
498 	rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_PHY_INFO, &info);
499 	if (rc)
500 		return rc;
501 
502 	hw->phy.speeds_supported = 0;
503 	phy_speeds = info[0] & FW_PHY_INFO_SPEED_MASK;
504 	for (i = 0; i < ARRAY_SIZE(ixgbe_fw_map); ++i) {
505 		if (phy_speeds & ixgbe_fw_map[i].fw_speed)
506 			hw->phy.speeds_supported |= ixgbe_fw_map[i].phy_speed;
507 	}
508 
509 	hw->phy.id = info[0] & FW_PHY_INFO_ID_HI_MASK;
510 	phy_id_lo = info[1] & FW_PHY_INFO_ID_LO_MASK;
511 	hw->phy.id |= phy_id_lo & IXGBE_PHY_REVISION_MASK;
512 	hw->phy.revision = phy_id_lo & ~IXGBE_PHY_REVISION_MASK;
513 	if (!hw->phy.id || hw->phy.id == IXGBE_PHY_REVISION_MASK)
514 		return IXGBE_ERR_PHY_ADDR_INVALID;
515 
516 	hw->phy.autoneg_advertised = hw->phy.speeds_supported;
517 	hw->phy.eee_speeds_supported = IXGBE_LINK_SPEED_100_FULL |
518 				       IXGBE_LINK_SPEED_1GB_FULL;
519 	hw->phy.eee_speeds_advertised = hw->phy.eee_speeds_supported;
520 	return 0;
521 }
522 
523 /**
524  * ixgbe_identify_phy_fw - Get PHY type based on firmware command
525  * @hw: pointer to hardware structure
526  *
527  * Returns error code
528  */
529 static s32 ixgbe_identify_phy_fw(struct ixgbe_hw *hw)
530 {
531 	if (hw->bus.lan_id)
532 		hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
533 	else
534 		hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
535 
536 	hw->phy.type = ixgbe_phy_fw;
537 	hw->phy.ops.read_reg = NULL;
538 	hw->phy.ops.write_reg = NULL;
539 	return ixgbe_get_phy_id_fw(hw);
540 }
541 
542 /**
543  * ixgbe_shutdown_fw_phy - Shutdown a firmware-controlled PHY
544  * @hw: pointer to hardware structure
545  *
546  * Returns error code
547  */
548 static s32 ixgbe_shutdown_fw_phy(struct ixgbe_hw *hw)
549 {
550 	u32 setup[FW_PHY_ACT_DATA_COUNT] = { 0 };
551 
552 	setup[0] = FW_PHY_ACT_FORCE_LINK_DOWN_OFF;
553 	return ixgbe_fw_phy_activity(hw, FW_PHY_ACT_FORCE_LINK_DOWN, &setup);
554 }
555 
556 /**
557  * ixgbe_setup_fw_link - Setup firmware-controlled PHYs
558  * @hw: pointer to hardware structure
559  */
560 static s32 ixgbe_setup_fw_link(struct ixgbe_hw *hw)
561 {
562 	u32 setup[FW_PHY_ACT_DATA_COUNT] = { 0 };
563 	s32 rc;
564 	u16 i;
565 
566 	if (hw->phy.reset_disable || ixgbe_check_reset_blocked(hw))
567 		return 0;
568 
569 	if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
570 		hw_err(hw, "rx_pause not valid in strict IEEE mode\n");
571 		return IXGBE_ERR_INVALID_LINK_SETTINGS;
572 	}
573 
574 	switch (hw->fc.requested_mode) {
575 	case ixgbe_fc_full:
576 		setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_RXTX <<
577 			    FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
578 		break;
579 	case ixgbe_fc_rx_pause:
580 		setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_RX <<
581 			    FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
582 		break;
583 	case ixgbe_fc_tx_pause:
584 		setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_TX <<
585 			    FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
586 		break;
587 	default:
588 		break;
589 	}
590 
591 	for (i = 0; i < ARRAY_SIZE(ixgbe_fw_map); ++i) {
592 		if (hw->phy.autoneg_advertised & ixgbe_fw_map[i].phy_speed)
593 			setup[0] |= ixgbe_fw_map[i].fw_speed;
594 	}
595 	setup[0] |= FW_PHY_ACT_SETUP_LINK_HP | FW_PHY_ACT_SETUP_LINK_AN;
596 
597 	if (hw->phy.eee_speeds_advertised)
598 		setup[0] |= FW_PHY_ACT_SETUP_LINK_EEE;
599 
600 	rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_SETUP_LINK, &setup);
601 	if (rc)
602 		return rc;
603 	if (setup[0] == FW_PHY_ACT_SETUP_LINK_RSP_DOWN)
604 		return IXGBE_ERR_OVERTEMP;
605 	return 0;
606 }
607 
608 /**
609  * ixgbe_fc_autoneg_fw - Set up flow control for FW-controlled PHYs
610  * @hw: pointer to hardware structure
611  *
612  * Called at init time to set up flow control.
613  */
614 static s32 ixgbe_fc_autoneg_fw(struct ixgbe_hw *hw)
615 {
616 	if (hw->fc.requested_mode == ixgbe_fc_default)
617 		hw->fc.requested_mode = ixgbe_fc_full;
618 
619 	return ixgbe_setup_fw_link(hw);
620 }
621 
622 /** ixgbe_init_eeprom_params_X550 - Initialize EEPROM params
623  *  @hw: pointer to hardware structure
624  *
625  *  Initializes the EEPROM parameters ixgbe_eeprom_info within the
626  *  ixgbe_hw struct in order to set up EEPROM access.
627  **/
628 static s32 ixgbe_init_eeprom_params_X550(struct ixgbe_hw *hw)
629 {
630 	struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
631 	u32 eec;
632 	u16 eeprom_size;
633 
634 	if (eeprom->type == ixgbe_eeprom_uninitialized) {
635 		eeprom->semaphore_delay = 10;
636 		eeprom->type = ixgbe_flash;
637 
638 		eec = IXGBE_READ_REG(hw, IXGBE_EEC(hw));
639 		eeprom_size = (u16)((eec & IXGBE_EEC_SIZE) >>
640 				    IXGBE_EEC_SIZE_SHIFT);
641 		eeprom->word_size = BIT(eeprom_size +
642 					IXGBE_EEPROM_WORD_SIZE_SHIFT);
643 
644 		hw_dbg(hw, "Eeprom params: type = %d, size = %d\n",
645 		       eeprom->type, eeprom->word_size);
646 	}
647 
648 	return 0;
649 }
650 
651 /**
652  * ixgbe_iosf_wait - Wait for IOSF command completion
653  * @hw: pointer to hardware structure
654  * @ctrl: pointer to location to receive final IOSF control value
655  *
656  * Return: failing status on timeout
657  *
658  * Note: ctrl can be NULL if the IOSF control register value is not needed
659  */
660 static s32 ixgbe_iosf_wait(struct ixgbe_hw *hw, u32 *ctrl)
661 {
662 	u32 i, command;
663 
664 	/* Check every 10 usec to see if the address cycle completed.
665 	 * The SB IOSF BUSY bit will clear when the operation is
666 	 * complete.
667 	 */
668 	for (i = 0; i < IXGBE_MDIO_COMMAND_TIMEOUT; i++) {
669 		command = IXGBE_READ_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL);
670 		if (!(command & IXGBE_SB_IOSF_CTRL_BUSY))
671 			break;
672 		udelay(10);
673 	}
674 	if (ctrl)
675 		*ctrl = command;
676 	if (i == IXGBE_MDIO_COMMAND_TIMEOUT) {
677 		hw_dbg(hw, "IOSF wait timed out\n");
678 		return IXGBE_ERR_PHY;
679 	}
680 
681 	return 0;
682 }
683 
684 /** ixgbe_read_iosf_sb_reg_x550 - Writes a value to specified register of the
685  *  IOSF device
686  *  @hw: pointer to hardware structure
687  *  @reg_addr: 32 bit PHY register to write
688  *  @device_type: 3 bit device type
689  *  @phy_data: Pointer to read data from the register
690  **/
691 static s32 ixgbe_read_iosf_sb_reg_x550(struct ixgbe_hw *hw, u32 reg_addr,
692 				       u32 device_type, u32 *data)
693 {
694 	u32 gssr = IXGBE_GSSR_PHY1_SM | IXGBE_GSSR_PHY0_SM;
695 	u32 command, error;
696 	s32 ret;
697 
698 	ret = hw->mac.ops.acquire_swfw_sync(hw, gssr);
699 	if (ret)
700 		return ret;
701 
702 	ret = ixgbe_iosf_wait(hw, NULL);
703 	if (ret)
704 		goto out;
705 
706 	command = ((reg_addr << IXGBE_SB_IOSF_CTRL_ADDR_SHIFT) |
707 		   (device_type << IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT));
708 
709 	/* Write IOSF control register */
710 	IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL, command);
711 
712 	ret = ixgbe_iosf_wait(hw, &command);
713 
714 	if ((command & IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK) != 0) {
715 		error = (command & IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK) >>
716 			 IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT;
717 		hw_dbg(hw, "Failed to read, error %x\n", error);
718 		return IXGBE_ERR_PHY;
719 	}
720 
721 	if (!ret)
722 		*data = IXGBE_READ_REG(hw, IXGBE_SB_IOSF_INDIRECT_DATA);
723 
724 out:
725 	hw->mac.ops.release_swfw_sync(hw, gssr);
726 	return ret;
727 }
728 
729 /**
730  * ixgbe_get_phy_token - Get the token for shared PHY access
731  * @hw: Pointer to hardware structure
732  */
733 static s32 ixgbe_get_phy_token(struct ixgbe_hw *hw)
734 {
735 	struct ixgbe_hic_phy_token_req token_cmd;
736 	s32 status;
737 
738 	token_cmd.hdr.cmd = FW_PHY_TOKEN_REQ_CMD;
739 	token_cmd.hdr.buf_len = FW_PHY_TOKEN_REQ_LEN;
740 	token_cmd.hdr.cmd_or_resp.cmd_resv = 0;
741 	token_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
742 	token_cmd.port_number = hw->bus.lan_id;
743 	token_cmd.command_type = FW_PHY_TOKEN_REQ;
744 	token_cmd.pad = 0;
745 	status = ixgbe_host_interface_command(hw, &token_cmd, sizeof(token_cmd),
746 					      IXGBE_HI_COMMAND_TIMEOUT,
747 					      true);
748 	if (status)
749 		return status;
750 	if (token_cmd.hdr.cmd_or_resp.ret_status == FW_PHY_TOKEN_OK)
751 		return 0;
752 	if (token_cmd.hdr.cmd_or_resp.ret_status != FW_PHY_TOKEN_RETRY)
753 		return IXGBE_ERR_FW_RESP_INVALID;
754 
755 	return IXGBE_ERR_TOKEN_RETRY;
756 }
757 
758 /**
759  * ixgbe_put_phy_token - Put the token for shared PHY access
760  * @hw: Pointer to hardware structure
761  */
762 static s32 ixgbe_put_phy_token(struct ixgbe_hw *hw)
763 {
764 	struct ixgbe_hic_phy_token_req token_cmd;
765 	s32 status;
766 
767 	token_cmd.hdr.cmd = FW_PHY_TOKEN_REQ_CMD;
768 	token_cmd.hdr.buf_len = FW_PHY_TOKEN_REQ_LEN;
769 	token_cmd.hdr.cmd_or_resp.cmd_resv = 0;
770 	token_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
771 	token_cmd.port_number = hw->bus.lan_id;
772 	token_cmd.command_type = FW_PHY_TOKEN_REL;
773 	token_cmd.pad = 0;
774 	status = ixgbe_host_interface_command(hw, &token_cmd, sizeof(token_cmd),
775 					      IXGBE_HI_COMMAND_TIMEOUT,
776 					      true);
777 	if (status)
778 		return status;
779 	if (token_cmd.hdr.cmd_or_resp.ret_status == FW_PHY_TOKEN_OK)
780 		return 0;
781 	return IXGBE_ERR_FW_RESP_INVALID;
782 }
783 
784 /**
785  *  ixgbe_write_iosf_sb_reg_x550a - Write to IOSF PHY register
786  *  @hw: pointer to hardware structure
787  *  @reg_addr: 32 bit PHY register to write
788  *  @device_type: 3 bit device type
789  *  @data: Data to write to the register
790  **/
791 static s32 ixgbe_write_iosf_sb_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
792 					 __always_unused u32 device_type,
793 					 u32 data)
794 {
795 	struct ixgbe_hic_internal_phy_req write_cmd;
796 
797 	memset(&write_cmd, 0, sizeof(write_cmd));
798 	write_cmd.hdr.cmd = FW_INT_PHY_REQ_CMD;
799 	write_cmd.hdr.buf_len = FW_INT_PHY_REQ_LEN;
800 	write_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
801 	write_cmd.port_number = hw->bus.lan_id;
802 	write_cmd.command_type = FW_INT_PHY_REQ_WRITE;
803 	write_cmd.address = cpu_to_be16(reg_addr);
804 	write_cmd.write_data = cpu_to_be32(data);
805 
806 	return ixgbe_host_interface_command(hw, &write_cmd, sizeof(write_cmd),
807 					    IXGBE_HI_COMMAND_TIMEOUT, false);
808 }
809 
810 /**
811  *  ixgbe_read_iosf_sb_reg_x550a - Read from IOSF PHY register
812  *  @hw: pointer to hardware structure
813  *  @reg_addr: 32 bit PHY register to write
814  *  @device_type: 3 bit device type
815  *  @data: Pointer to read data from the register
816  **/
817 static s32 ixgbe_read_iosf_sb_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
818 					__always_unused u32 device_type,
819 					u32 *data)
820 {
821 	union {
822 		struct ixgbe_hic_internal_phy_req cmd;
823 		struct ixgbe_hic_internal_phy_resp rsp;
824 	} hic;
825 	s32 status;
826 
827 	memset(&hic, 0, sizeof(hic));
828 	hic.cmd.hdr.cmd = FW_INT_PHY_REQ_CMD;
829 	hic.cmd.hdr.buf_len = FW_INT_PHY_REQ_LEN;
830 	hic.cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
831 	hic.cmd.port_number = hw->bus.lan_id;
832 	hic.cmd.command_type = FW_INT_PHY_REQ_READ;
833 	hic.cmd.address = cpu_to_be16(reg_addr);
834 
835 	status = ixgbe_host_interface_command(hw, &hic.cmd, sizeof(hic.cmd),
836 					      IXGBE_HI_COMMAND_TIMEOUT, true);
837 
838 	/* Extract the register value from the response. */
839 	*data = be32_to_cpu(hic.rsp.read_data);
840 
841 	return status;
842 }
843 
844 /** ixgbe_read_ee_hostif_buffer_X550- Read EEPROM word(s) using hostif
845  *  @hw: pointer to hardware structure
846  *  @offset: offset of  word in the EEPROM to read
847  *  @words: number of words
848  *  @data: word(s) read from the EEPROM
849  *
850  *  Reads a 16 bit word(s) from the EEPROM using the hostif.
851  **/
852 static s32 ixgbe_read_ee_hostif_buffer_X550(struct ixgbe_hw *hw,
853 					    u16 offset, u16 words, u16 *data)
854 {
855 	const u32 mask = IXGBE_GSSR_SW_MNG_SM | IXGBE_GSSR_EEP_SM;
856 	struct ixgbe_hic_read_shadow_ram buffer;
857 	u32 current_word = 0;
858 	u16 words_to_read;
859 	s32 status;
860 	u32 i;
861 
862 	/* Take semaphore for the entire operation. */
863 	status = hw->mac.ops.acquire_swfw_sync(hw, mask);
864 	if (status) {
865 		hw_dbg(hw, "EEPROM read buffer - semaphore failed\n");
866 		return status;
867 	}
868 
869 	while (words) {
870 		if (words > FW_MAX_READ_BUFFER_SIZE / 2)
871 			words_to_read = FW_MAX_READ_BUFFER_SIZE / 2;
872 		else
873 			words_to_read = words;
874 
875 		buffer.hdr.req.cmd = FW_READ_SHADOW_RAM_CMD;
876 		buffer.hdr.req.buf_lenh = 0;
877 		buffer.hdr.req.buf_lenl = FW_READ_SHADOW_RAM_LEN;
878 		buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
879 
880 		/* convert offset from words to bytes */
881 		buffer.address = (__force u32)cpu_to_be32((offset +
882 							   current_word) * 2);
883 		buffer.length = (__force u16)cpu_to_be16(words_to_read * 2);
884 		buffer.pad2 = 0;
885 		buffer.pad3 = 0;
886 
887 		status = ixgbe_hic_unlocked(hw, (u32 *)&buffer, sizeof(buffer),
888 					    IXGBE_HI_COMMAND_TIMEOUT);
889 		if (status) {
890 			hw_dbg(hw, "Host interface command failed\n");
891 			goto out;
892 		}
893 
894 		for (i = 0; i < words_to_read; i++) {
895 			u32 reg = IXGBE_FLEX_MNG + (FW_NVM_DATA_OFFSET << 2) +
896 				  2 * i;
897 			u32 value = IXGBE_READ_REG(hw, reg);
898 
899 			data[current_word] = (u16)(value & 0xffff);
900 			current_word++;
901 			i++;
902 			if (i < words_to_read) {
903 				value >>= 16;
904 				data[current_word] = (u16)(value & 0xffff);
905 				current_word++;
906 			}
907 		}
908 		words -= words_to_read;
909 	}
910 
911 out:
912 	hw->mac.ops.release_swfw_sync(hw, mask);
913 	return status;
914 }
915 
916 /** ixgbe_checksum_ptr_x550 - Checksum one pointer region
917  *  @hw: pointer to hardware structure
918  *  @ptr: pointer offset in eeprom
919  *  @size: size of section pointed by ptr, if 0 first word will be used as size
920  *  @csum: address of checksum to update
921  *
922  *  Returns error status for any failure
923  **/
924 static s32 ixgbe_checksum_ptr_x550(struct ixgbe_hw *hw, u16 ptr,
925 				   u16 size, u16 *csum, u16 *buffer,
926 				   u32 buffer_size)
927 {
928 	u16 buf[256];
929 	s32 status;
930 	u16 length, bufsz, i, start;
931 	u16 *local_buffer;
932 
933 	bufsz = ARRAY_SIZE(buf);
934 
935 	/* Read a chunk at the pointer location */
936 	if (!buffer) {
937 		status = ixgbe_read_ee_hostif_buffer_X550(hw, ptr, bufsz, buf);
938 		if (status) {
939 			hw_dbg(hw, "Failed to read EEPROM image\n");
940 			return status;
941 		}
942 		local_buffer = buf;
943 	} else {
944 		if (buffer_size < ptr)
945 			return  IXGBE_ERR_PARAM;
946 		local_buffer = &buffer[ptr];
947 	}
948 
949 	if (size) {
950 		start = 0;
951 		length = size;
952 	} else {
953 		start = 1;
954 		length = local_buffer[0];
955 
956 		/* Skip pointer section if length is invalid. */
957 		if (length == 0xFFFF || length == 0 ||
958 		    (ptr + length) >= hw->eeprom.word_size)
959 			return 0;
960 	}
961 
962 	if (buffer && ((u32)start + (u32)length > buffer_size))
963 		return IXGBE_ERR_PARAM;
964 
965 	for (i = start; length; i++, length--) {
966 		if (i == bufsz && !buffer) {
967 			ptr += bufsz;
968 			i = 0;
969 			if (length < bufsz)
970 				bufsz = length;
971 
972 			/* Read a chunk at the pointer location */
973 			status = ixgbe_read_ee_hostif_buffer_X550(hw, ptr,
974 								  bufsz, buf);
975 			if (status) {
976 				hw_dbg(hw, "Failed to read EEPROM image\n");
977 				return status;
978 			}
979 		}
980 		*csum += local_buffer[i];
981 	}
982 	return 0;
983 }
984 
985 /** ixgbe_calc_checksum_X550 - Calculates and returns the checksum
986  *  @hw: pointer to hardware structure
987  *  @buffer: pointer to buffer containing calculated checksum
988  *  @buffer_size: size of buffer
989  *
990  *  Returns a negative error code on error, or the 16-bit checksum
991  **/
992 static s32 ixgbe_calc_checksum_X550(struct ixgbe_hw *hw, u16 *buffer,
993 				    u32 buffer_size)
994 {
995 	u16 eeprom_ptrs[IXGBE_EEPROM_LAST_WORD + 1];
996 	u16 *local_buffer;
997 	s32 status;
998 	u16 checksum = 0;
999 	u16 pointer, i, size;
1000 
1001 	hw->eeprom.ops.init_params(hw);
1002 
1003 	if (!buffer) {
1004 		/* Read pointer area */
1005 		status = ixgbe_read_ee_hostif_buffer_X550(hw, 0,
1006 						IXGBE_EEPROM_LAST_WORD + 1,
1007 						eeprom_ptrs);
1008 		if (status) {
1009 			hw_dbg(hw, "Failed to read EEPROM image\n");
1010 			return status;
1011 		}
1012 		local_buffer = eeprom_ptrs;
1013 	} else {
1014 		if (buffer_size < IXGBE_EEPROM_LAST_WORD)
1015 			return IXGBE_ERR_PARAM;
1016 		local_buffer = buffer;
1017 	}
1018 
1019 	/* For X550 hardware include 0x0-0x41 in the checksum, skip the
1020 	 * checksum word itself
1021 	 */
1022 	for (i = 0; i <= IXGBE_EEPROM_LAST_WORD; i++)
1023 		if (i != IXGBE_EEPROM_CHECKSUM)
1024 			checksum += local_buffer[i];
1025 
1026 	/* Include all data from pointers 0x3, 0x6-0xE.  This excludes the
1027 	 * FW, PHY module, and PCIe Expansion/Option ROM pointers.
1028 	 */
1029 	for (i = IXGBE_PCIE_ANALOG_PTR_X550; i < IXGBE_FW_PTR; i++) {
1030 		if (i == IXGBE_PHY_PTR || i == IXGBE_OPTION_ROM_PTR)
1031 			continue;
1032 
1033 		pointer = local_buffer[i];
1034 
1035 		/* Skip pointer section if the pointer is invalid. */
1036 		if (pointer == 0xFFFF || pointer == 0 ||
1037 		    pointer >= hw->eeprom.word_size)
1038 			continue;
1039 
1040 		switch (i) {
1041 		case IXGBE_PCIE_GENERAL_PTR:
1042 			size = IXGBE_IXGBE_PCIE_GENERAL_SIZE;
1043 			break;
1044 		case IXGBE_PCIE_CONFIG0_PTR:
1045 		case IXGBE_PCIE_CONFIG1_PTR:
1046 			size = IXGBE_PCIE_CONFIG_SIZE;
1047 			break;
1048 		default:
1049 			size = 0;
1050 			break;
1051 		}
1052 
1053 		status = ixgbe_checksum_ptr_x550(hw, pointer, size, &checksum,
1054 						 buffer, buffer_size);
1055 		if (status)
1056 			return status;
1057 	}
1058 
1059 	checksum = (u16)IXGBE_EEPROM_SUM - checksum;
1060 
1061 	return (s32)checksum;
1062 }
1063 
1064 /** ixgbe_calc_eeprom_checksum_X550 - Calculates and returns the checksum
1065  *  @hw: pointer to hardware structure
1066  *
1067  *  Returns a negative error code on error, or the 16-bit checksum
1068  **/
1069 static s32 ixgbe_calc_eeprom_checksum_X550(struct ixgbe_hw *hw)
1070 {
1071 	return ixgbe_calc_checksum_X550(hw, NULL, 0);
1072 }
1073 
1074 /** ixgbe_read_ee_hostif_X550 - Read EEPROM word using a host interface command
1075  *  @hw: pointer to hardware structure
1076  *  @offset: offset of  word in the EEPROM to read
1077  *  @data: word read from the EEPROM
1078  *
1079  *   Reads a 16 bit word from the EEPROM using the hostif.
1080  **/
1081 static s32 ixgbe_read_ee_hostif_X550(struct ixgbe_hw *hw, u16 offset, u16 *data)
1082 {
1083 	const u32 mask = IXGBE_GSSR_SW_MNG_SM | IXGBE_GSSR_EEP_SM;
1084 	struct ixgbe_hic_read_shadow_ram buffer;
1085 	s32 status;
1086 
1087 	buffer.hdr.req.cmd = FW_READ_SHADOW_RAM_CMD;
1088 	buffer.hdr.req.buf_lenh = 0;
1089 	buffer.hdr.req.buf_lenl = FW_READ_SHADOW_RAM_LEN;
1090 	buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
1091 
1092 	/* convert offset from words to bytes */
1093 	buffer.address = (__force u32)cpu_to_be32(offset * 2);
1094 	/* one word */
1095 	buffer.length = (__force u16)cpu_to_be16(sizeof(u16));
1096 
1097 	status = hw->mac.ops.acquire_swfw_sync(hw, mask);
1098 	if (status)
1099 		return status;
1100 
1101 	status = ixgbe_hic_unlocked(hw, (u32 *)&buffer, sizeof(buffer),
1102 				    IXGBE_HI_COMMAND_TIMEOUT);
1103 	if (!status) {
1104 		*data = (u16)IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG,
1105 						  FW_NVM_DATA_OFFSET);
1106 	}
1107 
1108 	hw->mac.ops.release_swfw_sync(hw, mask);
1109 	return status;
1110 }
1111 
1112 /** ixgbe_validate_eeprom_checksum_X550 - Validate EEPROM checksum
1113  *  @hw: pointer to hardware structure
1114  *  @checksum_val: calculated checksum
1115  *
1116  *  Performs checksum calculation and validates the EEPROM checksum.  If the
1117  *  caller does not need checksum_val, the value can be NULL.
1118  **/
1119 static s32 ixgbe_validate_eeprom_checksum_X550(struct ixgbe_hw *hw,
1120 					       u16 *checksum_val)
1121 {
1122 	s32 status;
1123 	u16 checksum;
1124 	u16 read_checksum = 0;
1125 
1126 	/* Read the first word from the EEPROM. If this times out or fails, do
1127 	 * not continue or we could be in for a very long wait while every
1128 	 * EEPROM read fails
1129 	 */
1130 	status = hw->eeprom.ops.read(hw, 0, &checksum);
1131 	if (status) {
1132 		hw_dbg(hw, "EEPROM read failed\n");
1133 		return status;
1134 	}
1135 
1136 	status = hw->eeprom.ops.calc_checksum(hw);
1137 	if (status < 0)
1138 		return status;
1139 
1140 	checksum = (u16)(status & 0xffff);
1141 
1142 	status = ixgbe_read_ee_hostif_X550(hw, IXGBE_EEPROM_CHECKSUM,
1143 					   &read_checksum);
1144 	if (status)
1145 		return status;
1146 
1147 	/* Verify read checksum from EEPROM is the same as
1148 	 * calculated checksum
1149 	 */
1150 	if (read_checksum != checksum) {
1151 		status = IXGBE_ERR_EEPROM_CHECKSUM;
1152 		hw_dbg(hw, "Invalid EEPROM checksum");
1153 	}
1154 
1155 	/* If the user cares, return the calculated checksum */
1156 	if (checksum_val)
1157 		*checksum_val = checksum;
1158 
1159 	return status;
1160 }
1161 
1162 /** ixgbe_write_ee_hostif_X550 - Write EEPROM word using hostif
1163  *  @hw: pointer to hardware structure
1164  *  @offset: offset of  word in the EEPROM to write
1165  *  @data: word write to the EEPROM
1166  *
1167  *  Write a 16 bit word to the EEPROM using the hostif.
1168  **/
1169 static s32 ixgbe_write_ee_hostif_data_X550(struct ixgbe_hw *hw, u16 offset,
1170 					   u16 data)
1171 {
1172 	s32 status;
1173 	struct ixgbe_hic_write_shadow_ram buffer;
1174 
1175 	buffer.hdr.req.cmd = FW_WRITE_SHADOW_RAM_CMD;
1176 	buffer.hdr.req.buf_lenh = 0;
1177 	buffer.hdr.req.buf_lenl = FW_WRITE_SHADOW_RAM_LEN;
1178 	buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
1179 
1180 	/* one word */
1181 	buffer.length = cpu_to_be16(sizeof(u16));
1182 	buffer.data = data;
1183 	buffer.address = cpu_to_be32(offset * 2);
1184 
1185 	status = ixgbe_host_interface_command(hw, &buffer, sizeof(buffer),
1186 					      IXGBE_HI_COMMAND_TIMEOUT, false);
1187 	return status;
1188 }
1189 
1190 /** ixgbe_write_ee_hostif_X550 - Write EEPROM word using hostif
1191  *  @hw: pointer to hardware structure
1192  *  @offset: offset of  word in the EEPROM to write
1193  *  @data: word write to the EEPROM
1194  *
1195  *  Write a 16 bit word to the EEPROM using the hostif.
1196  **/
1197 static s32 ixgbe_write_ee_hostif_X550(struct ixgbe_hw *hw, u16 offset, u16 data)
1198 {
1199 	s32 status = 0;
1200 
1201 	if (hw->mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_EEP_SM) == 0) {
1202 		status = ixgbe_write_ee_hostif_data_X550(hw, offset, data);
1203 		hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
1204 	} else {
1205 		hw_dbg(hw, "write ee hostif failed to get semaphore");
1206 		status = IXGBE_ERR_SWFW_SYNC;
1207 	}
1208 
1209 	return status;
1210 }
1211 
1212 /** ixgbe_update_flash_X550 - Instruct HW to copy EEPROM to Flash device
1213  *  @hw: pointer to hardware structure
1214  *
1215  *  Issue a shadow RAM dump to FW to copy EEPROM from shadow RAM to the flash.
1216  **/
1217 static s32 ixgbe_update_flash_X550(struct ixgbe_hw *hw)
1218 {
1219 	s32 status = 0;
1220 	union ixgbe_hic_hdr2 buffer;
1221 
1222 	buffer.req.cmd = FW_SHADOW_RAM_DUMP_CMD;
1223 	buffer.req.buf_lenh = 0;
1224 	buffer.req.buf_lenl = FW_SHADOW_RAM_DUMP_LEN;
1225 	buffer.req.checksum = FW_DEFAULT_CHECKSUM;
1226 
1227 	status = ixgbe_host_interface_command(hw, &buffer, sizeof(buffer),
1228 					      IXGBE_HI_COMMAND_TIMEOUT, false);
1229 	return status;
1230 }
1231 
1232 /**
1233  * ixgbe_get_bus_info_X550em - Set PCI bus info
1234  * @hw: pointer to hardware structure
1235  *
1236  * Sets bus link width and speed to unknown because X550em is
1237  * not a PCI device.
1238  **/
1239 static s32 ixgbe_get_bus_info_X550em(struct ixgbe_hw *hw)
1240 {
1241 	hw->bus.type  = ixgbe_bus_type_internal;
1242 	hw->bus.width = ixgbe_bus_width_unknown;
1243 	hw->bus.speed = ixgbe_bus_speed_unknown;
1244 
1245 	hw->mac.ops.set_lan_id(hw);
1246 
1247 	return 0;
1248 }
1249 
1250 /**
1251  * ixgbe_fw_recovery_mode_X550 - Check FW NVM recovery mode
1252  * @hw: pointer t hardware structure
1253  *
1254  * Returns true if in FW NVM recovery mode.
1255  */
1256 static bool ixgbe_fw_recovery_mode_X550(struct ixgbe_hw *hw)
1257 {
1258 	u32 fwsm;
1259 
1260 	fwsm = IXGBE_READ_REG(hw, IXGBE_FWSM(hw));
1261 	return !!(fwsm & IXGBE_FWSM_FW_NVM_RECOVERY_MODE);
1262 }
1263 
1264 /** ixgbe_disable_rx_x550 - Disable RX unit
1265  *
1266  *  Enables the Rx DMA unit for x550
1267  **/
1268 static void ixgbe_disable_rx_x550(struct ixgbe_hw *hw)
1269 {
1270 	u32 rxctrl, pfdtxgswc;
1271 	s32 status;
1272 	struct ixgbe_hic_disable_rxen fw_cmd;
1273 
1274 	rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1275 	if (rxctrl & IXGBE_RXCTRL_RXEN) {
1276 		pfdtxgswc = IXGBE_READ_REG(hw, IXGBE_PFDTXGSWC);
1277 		if (pfdtxgswc & IXGBE_PFDTXGSWC_VT_LBEN) {
1278 			pfdtxgswc &= ~IXGBE_PFDTXGSWC_VT_LBEN;
1279 			IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, pfdtxgswc);
1280 			hw->mac.set_lben = true;
1281 		} else {
1282 			hw->mac.set_lben = false;
1283 		}
1284 
1285 		fw_cmd.hdr.cmd = FW_DISABLE_RXEN_CMD;
1286 		fw_cmd.hdr.buf_len = FW_DISABLE_RXEN_LEN;
1287 		fw_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
1288 		fw_cmd.port_number = hw->bus.lan_id;
1289 
1290 		status = ixgbe_host_interface_command(hw, &fw_cmd,
1291 					sizeof(struct ixgbe_hic_disable_rxen),
1292 					IXGBE_HI_COMMAND_TIMEOUT, true);
1293 
1294 		/* If we fail - disable RX using register write */
1295 		if (status) {
1296 			rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1297 			if (rxctrl & IXGBE_RXCTRL_RXEN) {
1298 				rxctrl &= ~IXGBE_RXCTRL_RXEN;
1299 				IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
1300 			}
1301 		}
1302 	}
1303 }
1304 
1305 /** ixgbe_update_eeprom_checksum_X550 - Updates the EEPROM checksum and flash
1306  *  @hw: pointer to hardware structure
1307  *
1308  *  After writing EEPROM to shadow RAM using EEWR register, software calculates
1309  *  checksum and updates the EEPROM and instructs the hardware to update
1310  *  the flash.
1311  **/
1312 static s32 ixgbe_update_eeprom_checksum_X550(struct ixgbe_hw *hw)
1313 {
1314 	s32 status;
1315 	u16 checksum = 0;
1316 
1317 	/* Read the first word from the EEPROM. If this times out or fails, do
1318 	 * not continue or we could be in for a very long wait while every
1319 	 * EEPROM read fails
1320 	 */
1321 	status = ixgbe_read_ee_hostif_X550(hw, 0, &checksum);
1322 	if (status) {
1323 		hw_dbg(hw, "EEPROM read failed\n");
1324 		return status;
1325 	}
1326 
1327 	status = ixgbe_calc_eeprom_checksum_X550(hw);
1328 	if (status < 0)
1329 		return status;
1330 
1331 	checksum = (u16)(status & 0xffff);
1332 
1333 	status = ixgbe_write_ee_hostif_X550(hw, IXGBE_EEPROM_CHECKSUM,
1334 					    checksum);
1335 	if (status)
1336 		return status;
1337 
1338 	status = ixgbe_update_flash_X550(hw);
1339 
1340 	return status;
1341 }
1342 
1343 /** ixgbe_write_ee_hostif_buffer_X550 - Write EEPROM word(s) using hostif
1344  *  @hw: pointer to hardware structure
1345  *  @offset: offset of  word in the EEPROM to write
1346  *  @words: number of words
1347  *  @data: word(s) write to the EEPROM
1348  *
1349  *
1350  *  Write a 16 bit word(s) to the EEPROM using the hostif.
1351  **/
1352 static s32 ixgbe_write_ee_hostif_buffer_X550(struct ixgbe_hw *hw,
1353 					     u16 offset, u16 words,
1354 					     u16 *data)
1355 {
1356 	s32 status = 0;
1357 	u32 i = 0;
1358 
1359 	/* Take semaphore for the entire operation. */
1360 	status = hw->mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
1361 	if (status) {
1362 		hw_dbg(hw, "EEPROM write buffer - semaphore failed\n");
1363 		return status;
1364 	}
1365 
1366 	for (i = 0; i < words; i++) {
1367 		status = ixgbe_write_ee_hostif_data_X550(hw, offset + i,
1368 							 data[i]);
1369 		if (status) {
1370 			hw_dbg(hw, "Eeprom buffered write failed\n");
1371 			break;
1372 		}
1373 	}
1374 
1375 	hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
1376 
1377 	return status;
1378 }
1379 
1380 /** ixgbe_write_iosf_sb_reg_x550 - Writes a value to specified register of the
1381  *  IOSF device
1382  *
1383  *  @hw: pointer to hardware structure
1384  *  @reg_addr: 32 bit PHY register to write
1385  *  @device_type: 3 bit device type
1386  *  @data: Data to write to the register
1387  **/
1388 static s32 ixgbe_write_iosf_sb_reg_x550(struct ixgbe_hw *hw, u32 reg_addr,
1389 					u32 device_type, u32 data)
1390 {
1391 	u32 gssr = IXGBE_GSSR_PHY1_SM | IXGBE_GSSR_PHY0_SM;
1392 	u32 command, error;
1393 	s32 ret;
1394 
1395 	ret = hw->mac.ops.acquire_swfw_sync(hw, gssr);
1396 	if (ret)
1397 		return ret;
1398 
1399 	ret = ixgbe_iosf_wait(hw, NULL);
1400 	if (ret)
1401 		goto out;
1402 
1403 	command = ((reg_addr << IXGBE_SB_IOSF_CTRL_ADDR_SHIFT) |
1404 		   (device_type << IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT));
1405 
1406 	/* Write IOSF control register */
1407 	IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL, command);
1408 
1409 	/* Write IOSF data register */
1410 	IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_DATA, data);
1411 
1412 	ret = ixgbe_iosf_wait(hw, &command);
1413 
1414 	if ((command & IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK) != 0) {
1415 		error = (command & IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK) >>
1416 			 IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT;
1417 		hw_dbg(hw, "Failed to write, error %x\n", error);
1418 		return IXGBE_ERR_PHY;
1419 	}
1420 
1421 out:
1422 	hw->mac.ops.release_swfw_sync(hw, gssr);
1423 	return ret;
1424 }
1425 
1426 /**
1427  *  ixgbe_setup_ixfi_x550em_x - MAC specific iXFI configuration
1428  *  @hw: pointer to hardware structure
1429  *
1430  *  iXfI configuration needed for ixgbe_mac_X550EM_x devices.
1431  **/
1432 static s32 ixgbe_setup_ixfi_x550em_x(struct ixgbe_hw *hw)
1433 {
1434 	s32 status;
1435 	u32 reg_val;
1436 
1437 	/* Disable training protocol FSM. */
1438 	status = ixgbe_read_iosf_sb_reg_x550(hw,
1439 				IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
1440 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1441 	if (status)
1442 		return status;
1443 
1444 	reg_val |= IXGBE_KRM_RX_TRN_LINKUP_CTRL_CONV_WO_PROTOCOL;
1445 	status = ixgbe_write_iosf_sb_reg_x550(hw,
1446 				IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
1447 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1448 	if (status)
1449 		return status;
1450 
1451 	/* Disable Flex from training TXFFE. */
1452 	status = ixgbe_read_iosf_sb_reg_x550(hw,
1453 				IXGBE_KRM_DSP_TXFFE_STATE_4(hw->bus.lan_id),
1454 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1455 	if (status)
1456 		return status;
1457 
1458 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_C0_EN;
1459 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN;
1460 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN;
1461 	status = ixgbe_write_iosf_sb_reg_x550(hw,
1462 				IXGBE_KRM_DSP_TXFFE_STATE_4(hw->bus.lan_id),
1463 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1464 	if (status)
1465 		return status;
1466 
1467 	status = ixgbe_read_iosf_sb_reg_x550(hw,
1468 				IXGBE_KRM_DSP_TXFFE_STATE_5(hw->bus.lan_id),
1469 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1470 	if (status)
1471 		return status;
1472 
1473 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_C0_EN;
1474 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN;
1475 	reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN;
1476 	status = ixgbe_write_iosf_sb_reg_x550(hw,
1477 				IXGBE_KRM_DSP_TXFFE_STATE_5(hw->bus.lan_id),
1478 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1479 	if (status)
1480 		return status;
1481 
1482 	/* Enable override for coefficients. */
1483 	status = ixgbe_read_iosf_sb_reg_x550(hw,
1484 				IXGBE_KRM_TX_COEFF_CTRL_1(hw->bus.lan_id),
1485 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1486 	if (status)
1487 		return status;
1488 
1489 	reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_OVRRD_EN;
1490 	reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CZERO_EN;
1491 	reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CPLUS1_OVRRD_EN;
1492 	reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CMINUS1_OVRRD_EN;
1493 	status = ixgbe_write_iosf_sb_reg_x550(hw,
1494 				IXGBE_KRM_TX_COEFF_CTRL_1(hw->bus.lan_id),
1495 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1496 	return status;
1497 }
1498 
1499 /**
1500  *  ixgbe_restart_an_internal_phy_x550em - restart autonegotiation for the
1501  *  internal PHY
1502  *  @hw: pointer to hardware structure
1503  **/
1504 static s32 ixgbe_restart_an_internal_phy_x550em(struct ixgbe_hw *hw)
1505 {
1506 	s32 status;
1507 	u32 link_ctrl;
1508 
1509 	/* Restart auto-negotiation. */
1510 	status = hw->mac.ops.read_iosf_sb_reg(hw,
1511 				IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1512 				IXGBE_SB_IOSF_TARGET_KR_PHY, &link_ctrl);
1513 
1514 	if (status) {
1515 		hw_dbg(hw, "Auto-negotiation did not complete\n");
1516 		return status;
1517 	}
1518 
1519 	link_ctrl |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_RESTART;
1520 	status = hw->mac.ops.write_iosf_sb_reg(hw,
1521 				IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1522 				IXGBE_SB_IOSF_TARGET_KR_PHY, link_ctrl);
1523 
1524 	if (hw->mac.type == ixgbe_mac_x550em_a) {
1525 		u32 flx_mask_st20;
1526 
1527 		/* Indicate to FW that AN restart has been asserted */
1528 		status = hw->mac.ops.read_iosf_sb_reg(hw,
1529 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1530 				IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_mask_st20);
1531 
1532 		if (status) {
1533 			hw_dbg(hw, "Auto-negotiation did not complete\n");
1534 			return status;
1535 		}
1536 
1537 		flx_mask_st20 |= IXGBE_KRM_PMD_FLX_MASK_ST20_FW_AN_RESTART;
1538 		status = hw->mac.ops.write_iosf_sb_reg(hw,
1539 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1540 				IXGBE_SB_IOSF_TARGET_KR_PHY, flx_mask_st20);
1541 	}
1542 
1543 	return status;
1544 }
1545 
1546 /** ixgbe_setup_ixfi_x550em - Configure the KR PHY for iXFI mode.
1547  *  @hw: pointer to hardware structure
1548  *  @speed: the link speed to force
1549  *
1550  *  Configures the integrated KR PHY to use iXFI mode. Used to connect an
1551  *  internal and external PHY at a specific speed, without autonegotiation.
1552  **/
1553 static s32 ixgbe_setup_ixfi_x550em(struct ixgbe_hw *hw, ixgbe_link_speed *speed)
1554 {
1555 	struct ixgbe_mac_info *mac = &hw->mac;
1556 	s32 status;
1557 	u32 reg_val;
1558 
1559 	/* iXFI is only supported with X552 */
1560 	if (mac->type != ixgbe_mac_X550EM_x)
1561 		return IXGBE_ERR_LINK_SETUP;
1562 
1563 	/* Disable AN and force speed to 10G Serial. */
1564 	status = ixgbe_read_iosf_sb_reg_x550(hw,
1565 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1566 					IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1567 	if (status)
1568 		return status;
1569 
1570 	reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
1571 	reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
1572 
1573 	/* Select forced link speed for internal PHY. */
1574 	switch (*speed) {
1575 	case IXGBE_LINK_SPEED_10GB_FULL:
1576 		reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G;
1577 		break;
1578 	case IXGBE_LINK_SPEED_1GB_FULL:
1579 		reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
1580 		break;
1581 	default:
1582 		/* Other link speeds are not supported by internal KR PHY. */
1583 		return IXGBE_ERR_LINK_SETUP;
1584 	}
1585 
1586 	status = ixgbe_write_iosf_sb_reg_x550(hw,
1587 				IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1588 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1589 	if (status)
1590 		return status;
1591 
1592 	/* Additional configuration needed for x550em_x */
1593 	if (hw->mac.type == ixgbe_mac_X550EM_x) {
1594 		status = ixgbe_setup_ixfi_x550em_x(hw);
1595 		if (status)
1596 			return status;
1597 	}
1598 
1599 	/* Toggle port SW reset by AN reset. */
1600 	status = ixgbe_restart_an_internal_phy_x550em(hw);
1601 
1602 	return status;
1603 }
1604 
1605 /**
1606  *  ixgbe_supported_sfp_modules_X550em - Check if SFP module type is supported
1607  *  @hw: pointer to hardware structure
1608  *  @linear: true if SFP module is linear
1609  */
1610 static s32 ixgbe_supported_sfp_modules_X550em(struct ixgbe_hw *hw, bool *linear)
1611 {
1612 	switch (hw->phy.sfp_type) {
1613 	case ixgbe_sfp_type_not_present:
1614 		return IXGBE_ERR_SFP_NOT_PRESENT;
1615 	case ixgbe_sfp_type_da_cu_core0:
1616 	case ixgbe_sfp_type_da_cu_core1:
1617 		*linear = true;
1618 		break;
1619 	case ixgbe_sfp_type_srlr_core0:
1620 	case ixgbe_sfp_type_srlr_core1:
1621 	case ixgbe_sfp_type_da_act_lmt_core0:
1622 	case ixgbe_sfp_type_da_act_lmt_core1:
1623 	case ixgbe_sfp_type_1g_sx_core0:
1624 	case ixgbe_sfp_type_1g_sx_core1:
1625 	case ixgbe_sfp_type_1g_lx_core0:
1626 	case ixgbe_sfp_type_1g_lx_core1:
1627 		*linear = false;
1628 		break;
1629 	case ixgbe_sfp_type_unknown:
1630 	case ixgbe_sfp_type_1g_cu_core0:
1631 	case ixgbe_sfp_type_1g_cu_core1:
1632 	default:
1633 		return IXGBE_ERR_SFP_NOT_SUPPORTED;
1634 	}
1635 
1636 	return 0;
1637 }
1638 
1639 /**
1640  * ixgbe_setup_mac_link_sfp_x550em - Configure the KR PHY for SFP.
1641  * @hw: pointer to hardware structure
1642  * @speed: the link speed to force
1643  * @autoneg_wait_to_complete: unused
1644  *
1645  * Configures the extern PHY and the integrated KR PHY for SFP support.
1646  */
1647 static s32
1648 ixgbe_setup_mac_link_sfp_x550em(struct ixgbe_hw *hw,
1649 				ixgbe_link_speed speed,
1650 				__always_unused bool autoneg_wait_to_complete)
1651 {
1652 	s32 status;
1653 	u16 reg_slice, reg_val;
1654 	bool setup_linear = false;
1655 
1656 	/* Check if SFP module is supported and linear */
1657 	status = ixgbe_supported_sfp_modules_X550em(hw, &setup_linear);
1658 
1659 	/* If no SFP module present, then return success. Return success since
1660 	 * there is no reason to configure CS4227 and SFP not present error is
1661 	 * not accepted in the setup MAC link flow.
1662 	 */
1663 	if (status == IXGBE_ERR_SFP_NOT_PRESENT)
1664 		return 0;
1665 
1666 	if (status)
1667 		return status;
1668 
1669 	/* Configure internal PHY for KR/KX. */
1670 	ixgbe_setup_kr_speed_x550em(hw, speed);
1671 
1672 	/* Configure CS4227 LINE side to proper mode. */
1673 	reg_slice = IXGBE_CS4227_LINE_SPARE24_LSB + (hw->bus.lan_id << 12);
1674 	if (setup_linear)
1675 		reg_val = (IXGBE_CS4227_EDC_MODE_CX1 << 1) | 0x1;
1676 	else
1677 		reg_val = (IXGBE_CS4227_EDC_MODE_SR << 1) | 0x1;
1678 
1679 	status = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
1680 					 reg_val);
1681 
1682 	return status;
1683 }
1684 
1685 /**
1686  * ixgbe_setup_sfi_x550a - Configure the internal PHY for native SFI mode
1687  * @hw: pointer to hardware structure
1688  * @speed: the link speed to force
1689  *
1690  * Configures the integrated PHY for native SFI mode. Used to connect the
1691  * internal PHY directly to an SFP cage, without autonegotiation.
1692  **/
1693 static s32 ixgbe_setup_sfi_x550a(struct ixgbe_hw *hw, ixgbe_link_speed *speed)
1694 {
1695 	struct ixgbe_mac_info *mac = &hw->mac;
1696 	s32 status;
1697 	u32 reg_val;
1698 
1699 	/* Disable all AN and force speed to 10G Serial. */
1700 	status = mac->ops.read_iosf_sb_reg(hw,
1701 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1702 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
1703 	if (status)
1704 		return status;
1705 
1706 	reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
1707 	reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
1708 	reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
1709 	reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
1710 
1711 	/* Select forced link speed for internal PHY. */
1712 	switch (*speed) {
1713 	case IXGBE_LINK_SPEED_10GB_FULL:
1714 		reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10G;
1715 		break;
1716 	case IXGBE_LINK_SPEED_1GB_FULL:
1717 		reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G;
1718 		break;
1719 	default:
1720 		/* Other link speeds are not supported by internal PHY. */
1721 		return IXGBE_ERR_LINK_SETUP;
1722 	}
1723 
1724 	status = mac->ops.write_iosf_sb_reg(hw,
1725 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1726 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
1727 
1728 	/* Toggle port SW reset by AN reset. */
1729 	status = ixgbe_restart_an_internal_phy_x550em(hw);
1730 
1731 	return status;
1732 }
1733 
1734 /**
1735  * ixgbe_setup_mac_link_sfp_n - Setup internal PHY for native SFP
1736  * @hw: pointer to hardware structure
1737  * @speed: link speed
1738  * @autoneg_wait_to_complete: unused
1739  *
1740  * Configure the the integrated PHY for native SFP support.
1741  */
1742 static s32
1743 ixgbe_setup_mac_link_sfp_n(struct ixgbe_hw *hw, ixgbe_link_speed speed,
1744 			   __always_unused bool autoneg_wait_to_complete)
1745 {
1746 	bool setup_linear = false;
1747 	u32 reg_phy_int;
1748 	s32 ret_val;
1749 
1750 	/* Check if SFP module is supported and linear */
1751 	ret_val = ixgbe_supported_sfp_modules_X550em(hw, &setup_linear);
1752 
1753 	/* If no SFP module present, then return success. Return success since
1754 	 * SFP not present error is not excepted in the setup MAC link flow.
1755 	 */
1756 	if (ret_val == IXGBE_ERR_SFP_NOT_PRESENT)
1757 		return 0;
1758 
1759 	if (ret_val)
1760 		return ret_val;
1761 
1762 	/* Configure internal PHY for native SFI based on module type */
1763 	ret_val = hw->mac.ops.read_iosf_sb_reg(hw,
1764 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1765 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_phy_int);
1766 	if (ret_val)
1767 		return ret_val;
1768 
1769 	reg_phy_int &= IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_DA;
1770 	if (!setup_linear)
1771 		reg_phy_int |= IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_SR;
1772 
1773 	ret_val = hw->mac.ops.write_iosf_sb_reg(hw,
1774 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1775 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_phy_int);
1776 	if (ret_val)
1777 		return ret_val;
1778 
1779 	/* Setup SFI internal link. */
1780 	return ixgbe_setup_sfi_x550a(hw, &speed);
1781 }
1782 
1783 /**
1784  * ixgbe_setup_mac_link_sfp_x550a - Setup internal PHY for SFP
1785  * @hw: pointer to hardware structure
1786  * @speed: link speed
1787  * @autoneg_wait_to_complete: unused
1788  *
1789  * Configure the the integrated PHY for SFP support.
1790  */
1791 static s32
1792 ixgbe_setup_mac_link_sfp_x550a(struct ixgbe_hw *hw, ixgbe_link_speed speed,
1793 			       __always_unused bool autoneg_wait_to_complete)
1794 {
1795 	u32 reg_slice, slice_offset;
1796 	bool setup_linear = false;
1797 	u16 reg_phy_ext;
1798 	s32 ret_val;
1799 
1800 	/* Check if SFP module is supported and linear */
1801 	ret_val = ixgbe_supported_sfp_modules_X550em(hw, &setup_linear);
1802 
1803 	/* If no SFP module present, then return success. Return success since
1804 	 * SFP not present error is not excepted in the setup MAC link flow.
1805 	 */
1806 	if (ret_val == IXGBE_ERR_SFP_NOT_PRESENT)
1807 		return 0;
1808 
1809 	if (ret_val)
1810 		return ret_val;
1811 
1812 	/* Configure internal PHY for KR/KX. */
1813 	ixgbe_setup_kr_speed_x550em(hw, speed);
1814 
1815 	if (hw->phy.mdio.prtad == MDIO_PRTAD_NONE)
1816 		return IXGBE_ERR_PHY_ADDR_INVALID;
1817 
1818 	/* Get external PHY SKU id */
1819 	ret_val = hw->phy.ops.read_reg(hw, IXGBE_CS4227_EFUSE_PDF_SKU,
1820 				       IXGBE_MDIO_ZERO_DEV_TYPE, &reg_phy_ext);
1821 	if (ret_val)
1822 		return ret_val;
1823 
1824 	/* When configuring quad port CS4223, the MAC instance is part
1825 	 * of the slice offset.
1826 	 */
1827 	if (reg_phy_ext == IXGBE_CS4223_SKU_ID)
1828 		slice_offset = (hw->bus.lan_id +
1829 				(hw->bus.instance_id << 1)) << 12;
1830 	else
1831 		slice_offset = hw->bus.lan_id << 12;
1832 
1833 	/* Configure CS4227/CS4223 LINE side to proper mode. */
1834 	reg_slice = IXGBE_CS4227_LINE_SPARE24_LSB + slice_offset;
1835 
1836 	ret_val = hw->phy.ops.read_reg(hw, reg_slice,
1837 				       IXGBE_MDIO_ZERO_DEV_TYPE, &reg_phy_ext);
1838 	if (ret_val)
1839 		return ret_val;
1840 
1841 	reg_phy_ext &= ~((IXGBE_CS4227_EDC_MODE_CX1 << 1) |
1842 			 (IXGBE_CS4227_EDC_MODE_SR << 1));
1843 
1844 	if (setup_linear)
1845 		reg_phy_ext |= (IXGBE_CS4227_EDC_MODE_CX1 << 1) | 1;
1846 	else
1847 		reg_phy_ext |= (IXGBE_CS4227_EDC_MODE_SR << 1) | 1;
1848 
1849 	ret_val = hw->phy.ops.write_reg(hw, reg_slice,
1850 					IXGBE_MDIO_ZERO_DEV_TYPE, reg_phy_ext);
1851 	if (ret_val)
1852 		return ret_val;
1853 
1854 	/* Flush previous write with a read */
1855 	return hw->phy.ops.read_reg(hw, reg_slice,
1856 				    IXGBE_MDIO_ZERO_DEV_TYPE, &reg_phy_ext);
1857 }
1858 
1859 /**
1860  * ixgbe_setup_mac_link_t_X550em - Sets the auto advertised link speed
1861  * @hw: pointer to hardware structure
1862  * @speed: new link speed
1863  * @autoneg_wait: true when waiting for completion is needed
1864  *
1865  * Setup internal/external PHY link speed based on link speed, then set
1866  * external PHY auto advertised link speed.
1867  *
1868  * Returns error status for any failure
1869  **/
1870 static s32 ixgbe_setup_mac_link_t_X550em(struct ixgbe_hw *hw,
1871 					 ixgbe_link_speed speed,
1872 					 bool autoneg_wait)
1873 {
1874 	s32 status;
1875 	ixgbe_link_speed force_speed;
1876 
1877 	/* Setup internal/external PHY link speed to iXFI (10G), unless
1878 	 * only 1G is auto advertised then setup KX link.
1879 	 */
1880 	if (speed & IXGBE_LINK_SPEED_10GB_FULL)
1881 		force_speed = IXGBE_LINK_SPEED_10GB_FULL;
1882 	else
1883 		force_speed = IXGBE_LINK_SPEED_1GB_FULL;
1884 
1885 	/* If X552 and internal link mode is XFI, then setup XFI internal link.
1886 	 */
1887 	if (hw->mac.type == ixgbe_mac_X550EM_x &&
1888 	    !(hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE)) {
1889 		status = ixgbe_setup_ixfi_x550em(hw, &force_speed);
1890 
1891 		if (status)
1892 			return status;
1893 	}
1894 
1895 	return hw->phy.ops.setup_link_speed(hw, speed, autoneg_wait);
1896 }
1897 
1898 /** ixgbe_check_link_t_X550em - Determine link and speed status
1899   * @hw: pointer to hardware structure
1900   * @speed: pointer to link speed
1901   * @link_up: true when link is up
1902   * @link_up_wait_to_complete: bool used to wait for link up or not
1903   *
1904   * Check that both the MAC and X557 external PHY have link.
1905   **/
1906 static s32 ixgbe_check_link_t_X550em(struct ixgbe_hw *hw,
1907 				     ixgbe_link_speed *speed,
1908 				     bool *link_up,
1909 				     bool link_up_wait_to_complete)
1910 {
1911 	u32 status;
1912 	u16 i, autoneg_status;
1913 
1914 	if (hw->mac.ops.get_media_type(hw) != ixgbe_media_type_copper)
1915 		return IXGBE_ERR_CONFIG;
1916 
1917 	status = ixgbe_check_mac_link_generic(hw, speed, link_up,
1918 					      link_up_wait_to_complete);
1919 
1920 	/* If check link fails or MAC link is not up, then return */
1921 	if (status || !(*link_up))
1922 		return status;
1923 
1924 	/* MAC link is up, so check external PHY link.
1925 	 * Link status is latching low, and can only be used to detect link
1926 	 * drop, and not the current status of the link without performing
1927 	 * back-to-back reads.
1928 	 */
1929 	for (i = 0; i < 2; i++) {
1930 		status = hw->phy.ops.read_reg(hw, MDIO_STAT1, MDIO_MMD_AN,
1931 					      &autoneg_status);
1932 
1933 		if (status)
1934 			return status;
1935 	}
1936 
1937 	/* If external PHY link is not up, then indicate link not up */
1938 	if (!(autoneg_status & IXGBE_MDIO_AUTO_NEG_LINK_STATUS))
1939 		*link_up = false;
1940 
1941 	return 0;
1942 }
1943 
1944 /**
1945  * ixgbe_setup_sgmii - Set up link for sgmii
1946  * @hw: pointer to hardware structure
1947  * @speed: unused
1948  * @autoneg_wait_to_complete: unused
1949  */
1950 static s32
1951 ixgbe_setup_sgmii(struct ixgbe_hw *hw, __always_unused ixgbe_link_speed speed,
1952 		  __always_unused bool autoneg_wait_to_complete)
1953 {
1954 	struct ixgbe_mac_info *mac = &hw->mac;
1955 	u32 lval, sval, flx_val;
1956 	s32 rc;
1957 
1958 	rc = mac->ops.read_iosf_sb_reg(hw,
1959 				       IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1960 				       IXGBE_SB_IOSF_TARGET_KR_PHY, &lval);
1961 	if (rc)
1962 		return rc;
1963 
1964 	lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
1965 	lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
1966 	lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN;
1967 	lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN;
1968 	lval |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
1969 	rc = mac->ops.write_iosf_sb_reg(hw,
1970 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1971 					IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
1972 	if (rc)
1973 		return rc;
1974 
1975 	rc = mac->ops.read_iosf_sb_reg(hw,
1976 				       IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1977 				       IXGBE_SB_IOSF_TARGET_KR_PHY, &sval);
1978 	if (rc)
1979 		return rc;
1980 
1981 	sval |= IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D;
1982 	sval |= IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D;
1983 	rc = mac->ops.write_iosf_sb_reg(hw,
1984 					IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1985 					IXGBE_SB_IOSF_TARGET_KR_PHY, sval);
1986 	if (rc)
1987 		return rc;
1988 
1989 	rc = mac->ops.read_iosf_sb_reg(hw,
1990 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1991 				IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_val);
1992 	if (rc)
1993 		return rc;
1994 
1995 	rc = mac->ops.read_iosf_sb_reg(hw,
1996 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1997 				IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_val);
1998 	if (rc)
1999 		return rc;
2000 
2001 	flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
2002 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G;
2003 	flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
2004 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
2005 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
2006 
2007 	rc = mac->ops.write_iosf_sb_reg(hw,
2008 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2009 				IXGBE_SB_IOSF_TARGET_KR_PHY, flx_val);
2010 	if (rc)
2011 		return rc;
2012 
2013 	rc = ixgbe_restart_an_internal_phy_x550em(hw);
2014 	return rc;
2015 }
2016 
2017 /**
2018  * ixgbe_setup_sgmii_fw - Set up link for sgmii with firmware-controlled PHYs
2019  * @hw: pointer to hardware structure
2020  * @speed: the link speed to force
2021  * @autoneg_wait: true when waiting for completion is needed
2022  */
2023 static s32 ixgbe_setup_sgmii_fw(struct ixgbe_hw *hw, ixgbe_link_speed speed,
2024 				bool autoneg_wait)
2025 {
2026 	struct ixgbe_mac_info *mac = &hw->mac;
2027 	u32 lval, sval, flx_val;
2028 	s32 rc;
2029 
2030 	rc = mac->ops.read_iosf_sb_reg(hw,
2031 				       IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2032 				       IXGBE_SB_IOSF_TARGET_KR_PHY, &lval);
2033 	if (rc)
2034 		return rc;
2035 
2036 	lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
2037 	lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
2038 	lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN;
2039 	lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN;
2040 	lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
2041 	rc = mac->ops.write_iosf_sb_reg(hw,
2042 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2043 					IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
2044 	if (rc)
2045 		return rc;
2046 
2047 	rc = mac->ops.read_iosf_sb_reg(hw,
2048 				       IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
2049 				       IXGBE_SB_IOSF_TARGET_KR_PHY, &sval);
2050 	if (rc)
2051 		return rc;
2052 
2053 	sval &= ~IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D;
2054 	sval &= ~IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D;
2055 	rc = mac->ops.write_iosf_sb_reg(hw,
2056 					IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
2057 					IXGBE_SB_IOSF_TARGET_KR_PHY, sval);
2058 	if (rc)
2059 		return rc;
2060 
2061 	rc = mac->ops.write_iosf_sb_reg(hw,
2062 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2063 					IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
2064 	if (rc)
2065 		return rc;
2066 
2067 	rc = mac->ops.read_iosf_sb_reg(hw,
2068 				    IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2069 				    IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_val);
2070 	if (rc)
2071 		return rc;
2072 
2073 	flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
2074 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN;
2075 	flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
2076 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
2077 	flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
2078 
2079 	rc = mac->ops.write_iosf_sb_reg(hw,
2080 				    IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2081 				    IXGBE_SB_IOSF_TARGET_KR_PHY, flx_val);
2082 	if (rc)
2083 		return rc;
2084 
2085 	ixgbe_restart_an_internal_phy_x550em(hw);
2086 
2087 	return hw->phy.ops.setup_link_speed(hw, speed, autoneg_wait);
2088 }
2089 
2090 /**
2091  * ixgbe_fc_autoneg_sgmii_x550em_a - Enable flow control IEEE clause 37
2092  * @hw: pointer to hardware structure
2093  *
2094  * Enable flow control according to IEEE clause 37.
2095  */
2096 static void ixgbe_fc_autoneg_sgmii_x550em_a(struct ixgbe_hw *hw)
2097 {
2098 	s32 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
2099 	u32 info[FW_PHY_ACT_DATA_COUNT] = { 0 };
2100 	ixgbe_link_speed speed;
2101 	bool link_up;
2102 
2103 	/* AN should have completed when the cable was plugged in.
2104 	 * Look for reasons to bail out.  Bail out if:
2105 	 * - FC autoneg is disabled, or if
2106 	 * - link is not up.
2107 	 */
2108 	if (hw->fc.disable_fc_autoneg)
2109 		goto out;
2110 
2111 	hw->mac.ops.check_link(hw, &speed, &link_up, false);
2112 	if (!link_up)
2113 		goto out;
2114 
2115 	/* Check if auto-negotiation has completed */
2116 	status = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_LINK_INFO, &info);
2117 	if (status || !(info[0] & FW_PHY_ACT_GET_LINK_INFO_AN_COMPLETE)) {
2118 		status = IXGBE_ERR_FC_NOT_NEGOTIATED;
2119 		goto out;
2120 	}
2121 
2122 	/* Negotiate the flow control */
2123 	status = ixgbe_negotiate_fc(hw, info[0], info[0],
2124 				    FW_PHY_ACT_GET_LINK_INFO_FC_RX,
2125 				    FW_PHY_ACT_GET_LINK_INFO_FC_TX,
2126 				    FW_PHY_ACT_GET_LINK_INFO_LP_FC_RX,
2127 				    FW_PHY_ACT_GET_LINK_INFO_LP_FC_TX);
2128 
2129 out:
2130 	if (!status) {
2131 		hw->fc.fc_was_autonegged = true;
2132 	} else {
2133 		hw->fc.fc_was_autonegged = false;
2134 		hw->fc.current_mode = hw->fc.requested_mode;
2135 	}
2136 }
2137 
2138 /** ixgbe_init_mac_link_ops_X550em_a - Init mac link function pointers
2139  *  @hw: pointer to hardware structure
2140  **/
2141 static void ixgbe_init_mac_link_ops_X550em_a(struct ixgbe_hw *hw)
2142 {
2143 	struct ixgbe_mac_info *mac = &hw->mac;
2144 
2145 	switch (mac->ops.get_media_type(hw)) {
2146 	case ixgbe_media_type_fiber:
2147 		mac->ops.setup_fc = NULL;
2148 		mac->ops.fc_autoneg = ixgbe_fc_autoneg_fiber_x550em_a;
2149 		break;
2150 	case ixgbe_media_type_copper:
2151 		if (hw->device_id != IXGBE_DEV_ID_X550EM_A_1G_T &&
2152 		    hw->device_id != IXGBE_DEV_ID_X550EM_A_1G_T_L) {
2153 			mac->ops.setup_link = ixgbe_setup_mac_link_t_X550em;
2154 			break;
2155 		}
2156 		mac->ops.fc_autoneg = ixgbe_fc_autoneg_sgmii_x550em_a;
2157 		mac->ops.setup_fc = ixgbe_fc_autoneg_fw;
2158 		mac->ops.setup_link = ixgbe_setup_sgmii_fw;
2159 		mac->ops.check_link = ixgbe_check_mac_link_generic;
2160 		break;
2161 	case ixgbe_media_type_backplane:
2162 		mac->ops.fc_autoneg = ixgbe_fc_autoneg_backplane_x550em_a;
2163 		mac->ops.setup_fc = ixgbe_setup_fc_backplane_x550em_a;
2164 		break;
2165 	default:
2166 		break;
2167 	}
2168 }
2169 
2170 /** ixgbe_init_mac_link_ops_X550em - init mac link function pointers
2171  *  @hw: pointer to hardware structure
2172  **/
2173 static void ixgbe_init_mac_link_ops_X550em(struct ixgbe_hw *hw)
2174 {
2175 	struct ixgbe_mac_info *mac = &hw->mac;
2176 
2177 	mac->ops.setup_fc = ixgbe_setup_fc_x550em;
2178 
2179 	switch (mac->ops.get_media_type(hw)) {
2180 	case ixgbe_media_type_fiber:
2181 		/* CS4227 does not support autoneg, so disable the laser control
2182 		 * functions for SFP+ fiber
2183 		 */
2184 		mac->ops.disable_tx_laser = NULL;
2185 		mac->ops.enable_tx_laser = NULL;
2186 		mac->ops.flap_tx_laser = NULL;
2187 		mac->ops.setup_link = ixgbe_setup_mac_link_multispeed_fiber;
2188 		switch (hw->device_id) {
2189 		case IXGBE_DEV_ID_X550EM_A_SFP_N:
2190 			mac->ops.setup_mac_link = ixgbe_setup_mac_link_sfp_n;
2191 			break;
2192 		case IXGBE_DEV_ID_X550EM_A_SFP:
2193 			mac->ops.setup_mac_link =
2194 						ixgbe_setup_mac_link_sfp_x550a;
2195 			break;
2196 		default:
2197 			mac->ops.setup_mac_link =
2198 						ixgbe_setup_mac_link_sfp_x550em;
2199 			break;
2200 		}
2201 		mac->ops.set_rate_select_speed =
2202 					ixgbe_set_soft_rate_select_speed;
2203 		break;
2204 	case ixgbe_media_type_copper:
2205 		if (hw->device_id == IXGBE_DEV_ID_X550EM_X_1G_T)
2206 			break;
2207 		mac->ops.setup_link = ixgbe_setup_mac_link_t_X550em;
2208 		mac->ops.setup_fc = ixgbe_setup_fc_generic;
2209 		mac->ops.check_link = ixgbe_check_link_t_X550em;
2210 		break;
2211 	case ixgbe_media_type_backplane:
2212 		if (hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII ||
2213 		    hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII_L)
2214 			mac->ops.setup_link = ixgbe_setup_sgmii;
2215 		break;
2216 	default:
2217 		break;
2218 	}
2219 
2220 	/* Additional modification for X550em_a devices */
2221 	if (hw->mac.type == ixgbe_mac_x550em_a)
2222 		ixgbe_init_mac_link_ops_X550em_a(hw);
2223 }
2224 
2225 /** ixgbe_setup_sfp_modules_X550em - Setup SFP module
2226  * @hw: pointer to hardware structure
2227  */
2228 static s32 ixgbe_setup_sfp_modules_X550em(struct ixgbe_hw *hw)
2229 {
2230 	s32 status;
2231 	bool linear;
2232 
2233 	/* Check if SFP module is supported */
2234 	status = ixgbe_supported_sfp_modules_X550em(hw, &linear);
2235 	if (status)
2236 		return status;
2237 
2238 	ixgbe_init_mac_link_ops_X550em(hw);
2239 	hw->phy.ops.reset = NULL;
2240 
2241 	return 0;
2242 }
2243 
2244 /** ixgbe_get_link_capabilities_x550em - Determines link capabilities
2245  * @hw: pointer to hardware structure
2246  * @speed: pointer to link speed
2247  * @autoneg: true when autoneg or autotry is enabled
2248  **/
2249 static s32 ixgbe_get_link_capabilities_X550em(struct ixgbe_hw *hw,
2250 					      ixgbe_link_speed *speed,
2251 					      bool *autoneg)
2252 {
2253 	if (hw->phy.type == ixgbe_phy_fw) {
2254 		*autoneg = true;
2255 		*speed = hw->phy.speeds_supported;
2256 		return 0;
2257 	}
2258 
2259 	/* SFP */
2260 	if (hw->phy.media_type == ixgbe_media_type_fiber) {
2261 		/* CS4227 SFP must not enable auto-negotiation */
2262 		*autoneg = false;
2263 
2264 		if (hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core0 ||
2265 		    hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core1 ||
2266 		    hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core0 ||
2267 		    hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core1) {
2268 			*speed = IXGBE_LINK_SPEED_1GB_FULL;
2269 			return 0;
2270 		}
2271 
2272 		/* Link capabilities are based on SFP */
2273 		if (hw->phy.multispeed_fiber)
2274 			*speed = IXGBE_LINK_SPEED_10GB_FULL |
2275 				 IXGBE_LINK_SPEED_1GB_FULL;
2276 		else
2277 			*speed = IXGBE_LINK_SPEED_10GB_FULL;
2278 	} else {
2279 		switch (hw->phy.type) {
2280 		case ixgbe_phy_x550em_kx4:
2281 			*speed = IXGBE_LINK_SPEED_1GB_FULL |
2282 				 IXGBE_LINK_SPEED_2_5GB_FULL |
2283 				 IXGBE_LINK_SPEED_10GB_FULL;
2284 			break;
2285 		case ixgbe_phy_x550em_xfi:
2286 			*speed = IXGBE_LINK_SPEED_1GB_FULL |
2287 				 IXGBE_LINK_SPEED_10GB_FULL;
2288 			break;
2289 		case ixgbe_phy_ext_1g_t:
2290 		case ixgbe_phy_sgmii:
2291 			*speed = IXGBE_LINK_SPEED_1GB_FULL;
2292 			break;
2293 		case ixgbe_phy_x550em_kr:
2294 			if (hw->mac.type == ixgbe_mac_x550em_a) {
2295 				/* check different backplane modes */
2296 				if (hw->phy.nw_mng_if_sel &
2297 				    IXGBE_NW_MNG_IF_SEL_PHY_SPEED_2_5G) {
2298 					*speed = IXGBE_LINK_SPEED_2_5GB_FULL;
2299 					break;
2300 				} else if (hw->device_id ==
2301 					   IXGBE_DEV_ID_X550EM_A_KR_L) {
2302 					*speed = IXGBE_LINK_SPEED_1GB_FULL;
2303 					break;
2304 				}
2305 			}
2306 			fallthrough;
2307 		default:
2308 			*speed = IXGBE_LINK_SPEED_10GB_FULL |
2309 				 IXGBE_LINK_SPEED_1GB_FULL;
2310 			break;
2311 		}
2312 		*autoneg = true;
2313 	}
2314 	return 0;
2315 }
2316 
2317 /**
2318  * ixgbe_get_lasi_ext_t_x550em - Determime external Base T PHY interrupt cause
2319  * @hw: pointer to hardware structure
2320  * @lsc: pointer to boolean flag which indicates whether external Base T
2321  *	 PHY interrupt is lsc
2322  *
2323  * Determime if external Base T PHY interrupt cause is high temperature
2324  * failure alarm or link status change.
2325  *
2326  * Return IXGBE_ERR_OVERTEMP if interrupt is high temperature
2327  * failure alarm, else return PHY access status.
2328  **/
2329 static s32 ixgbe_get_lasi_ext_t_x550em(struct ixgbe_hw *hw, bool *lsc)
2330 {
2331 	u32 status;
2332 	u16 reg;
2333 
2334 	*lsc = false;
2335 
2336 	/* Vendor alarm triggered */
2337 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG,
2338 				      MDIO_MMD_VEND1,
2339 				      &reg);
2340 
2341 	if (status || !(reg & IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN))
2342 		return status;
2343 
2344 	/* Vendor Auto-Neg alarm triggered or Global alarm 1 triggered */
2345 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_FLAG,
2346 				      MDIO_MMD_VEND1,
2347 				      &reg);
2348 
2349 	if (status || !(reg & (IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN |
2350 				IXGBE_MDIO_GLOBAL_ALARM_1_INT)))
2351 		return status;
2352 
2353 	/* Global alarm triggered */
2354 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_ALARM_1,
2355 				      MDIO_MMD_VEND1,
2356 				      &reg);
2357 
2358 	if (status)
2359 		return status;
2360 
2361 	/* If high temperature failure, then return over temp error and exit */
2362 	if (reg & IXGBE_MDIO_GLOBAL_ALM_1_HI_TMP_FAIL) {
2363 		/* power down the PHY in case the PHY FW didn't already */
2364 		ixgbe_set_copper_phy_power(hw, false);
2365 		return IXGBE_ERR_OVERTEMP;
2366 	}
2367 	if (reg & IXGBE_MDIO_GLOBAL_ALM_1_DEV_FAULT) {
2368 		/*  device fault alarm triggered */
2369 		status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_FAULT_MSG,
2370 					  MDIO_MMD_VEND1,
2371 					  &reg);
2372 		if (status)
2373 			return status;
2374 
2375 		/* if device fault was due to high temp alarm handle and exit */
2376 		if (reg == IXGBE_MDIO_GLOBAL_FAULT_MSG_HI_TMP) {
2377 			/* power down the PHY in case the PHY FW didn't */
2378 			ixgbe_set_copper_phy_power(hw, false);
2379 			return IXGBE_ERR_OVERTEMP;
2380 		}
2381 	}
2382 
2383 	/* Vendor alarm 2 triggered */
2384 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG,
2385 				      MDIO_MMD_AN, &reg);
2386 
2387 	if (status || !(reg & IXGBE_MDIO_GLOBAL_STD_ALM2_INT))
2388 		return status;
2389 
2390 	/* link connect/disconnect event occurred */
2391 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM2,
2392 				      MDIO_MMD_AN, &reg);
2393 
2394 	if (status)
2395 		return status;
2396 
2397 	/* Indicate LSC */
2398 	if (reg & IXGBE_MDIO_AUTO_NEG_VEN_LSC)
2399 		*lsc = true;
2400 
2401 	return 0;
2402 }
2403 
2404 /**
2405  * ixgbe_enable_lasi_ext_t_x550em - Enable external Base T PHY interrupts
2406  * @hw: pointer to hardware structure
2407  *
2408  * Enable link status change and temperature failure alarm for the external
2409  * Base T PHY
2410  *
2411  * Returns PHY access status
2412  **/
2413 static s32 ixgbe_enable_lasi_ext_t_x550em(struct ixgbe_hw *hw)
2414 {
2415 	u32 status;
2416 	u16 reg;
2417 	bool lsc;
2418 
2419 	/* Clear interrupt flags */
2420 	status = ixgbe_get_lasi_ext_t_x550em(hw, &lsc);
2421 
2422 	/* Enable link status change alarm */
2423 
2424 	/* Enable the LASI interrupts on X552 devices to receive notifications
2425 	 * of the link configurations of the external PHY and correspondingly
2426 	 * support the configuration of the internal iXFI link, since iXFI does
2427 	 * not support auto-negotiation. This is not required for X553 devices
2428 	 * having KR support, which performs auto-negotiations and which is used
2429 	 * as the internal link to the external PHY. Hence adding a check here
2430 	 * to avoid enabling LASI interrupts for X553 devices.
2431 	 */
2432 	if (hw->mac.type != ixgbe_mac_x550em_a) {
2433 		status = hw->phy.ops.read_reg(hw,
2434 					    IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK,
2435 					    MDIO_MMD_AN, &reg);
2436 		if (status)
2437 			return status;
2438 
2439 		reg |= IXGBE_MDIO_PMA_TX_VEN_LASI_INT_EN;
2440 
2441 		status = hw->phy.ops.write_reg(hw,
2442 					    IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK,
2443 					    MDIO_MMD_AN, reg);
2444 		if (status)
2445 			return status;
2446 	}
2447 
2448 	/* Enable high temperature failure and global fault alarms */
2449 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_MASK,
2450 				      MDIO_MMD_VEND1,
2451 				      &reg);
2452 	if (status)
2453 		return status;
2454 
2455 	reg |= (IXGBE_MDIO_GLOBAL_INT_HI_TEMP_EN |
2456 		IXGBE_MDIO_GLOBAL_INT_DEV_FAULT_EN);
2457 
2458 	status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_MASK,
2459 				       MDIO_MMD_VEND1,
2460 				       reg);
2461 	if (status)
2462 		return status;
2463 
2464 	/* Enable vendor Auto-Neg alarm and Global Interrupt Mask 1 alarm */
2465 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK,
2466 				      MDIO_MMD_VEND1,
2467 				      &reg);
2468 	if (status)
2469 		return status;
2470 
2471 	reg |= (IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN |
2472 		IXGBE_MDIO_GLOBAL_ALARM_1_INT);
2473 
2474 	status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK,
2475 				       MDIO_MMD_VEND1,
2476 				       reg);
2477 	if (status)
2478 		return status;
2479 
2480 	/* Enable chip-wide vendor alarm */
2481 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK,
2482 				      MDIO_MMD_VEND1,
2483 				      &reg);
2484 	if (status)
2485 		return status;
2486 
2487 	reg |= IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN;
2488 
2489 	status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK,
2490 				       MDIO_MMD_VEND1,
2491 				       reg);
2492 
2493 	return status;
2494 }
2495 
2496 /**
2497  * ixgbe_handle_lasi_ext_t_x550em - Handle external Base T PHY interrupt
2498  * @hw: pointer to hardware structure
2499  *
2500  * Handle external Base T PHY interrupt. If high temperature
2501  * failure alarm then return error, else if link status change
2502  * then setup internal/external PHY link
2503  *
2504  * Return IXGBE_ERR_OVERTEMP if interrupt is high temperature
2505  * failure alarm, else return PHY access status.
2506  **/
2507 static s32 ixgbe_handle_lasi_ext_t_x550em(struct ixgbe_hw *hw)
2508 {
2509 	struct ixgbe_phy_info *phy = &hw->phy;
2510 	bool lsc;
2511 	u32 status;
2512 
2513 	status = ixgbe_get_lasi_ext_t_x550em(hw, &lsc);
2514 	if (status)
2515 		return status;
2516 
2517 	if (lsc && phy->ops.setup_internal_link)
2518 		return phy->ops.setup_internal_link(hw);
2519 
2520 	return 0;
2521 }
2522 
2523 /**
2524  * ixgbe_setup_kr_speed_x550em - Configure the KR PHY for link speed.
2525  * @hw: pointer to hardware structure
2526  * @speed: link speed
2527  *
2528  * Configures the integrated KR PHY.
2529  **/
2530 static s32 ixgbe_setup_kr_speed_x550em(struct ixgbe_hw *hw,
2531 				       ixgbe_link_speed speed)
2532 {
2533 	s32 status;
2534 	u32 reg_val;
2535 
2536 	status = hw->mac.ops.read_iosf_sb_reg(hw,
2537 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2538 					IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
2539 	if (status)
2540 		return status;
2541 
2542 	reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
2543 	reg_val &= ~(IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR |
2544 		     IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX);
2545 
2546 	/* Advertise 10G support. */
2547 	if (speed & IXGBE_LINK_SPEED_10GB_FULL)
2548 		reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR;
2549 
2550 	/* Advertise 1G support. */
2551 	if (speed & IXGBE_LINK_SPEED_1GB_FULL)
2552 		reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX;
2553 
2554 	status = hw->mac.ops.write_iosf_sb_reg(hw,
2555 					IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2556 					IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2557 
2558 	if (hw->mac.type == ixgbe_mac_x550em_a) {
2559 		/* Set lane mode  to KR auto negotiation */
2560 		status = hw->mac.ops.read_iosf_sb_reg(hw,
2561 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2562 				IXGBE_SB_IOSF_TARGET_KR_PHY, &reg_val);
2563 
2564 		if (status)
2565 			return status;
2566 
2567 		reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
2568 		reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN;
2569 		reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
2570 		reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
2571 		reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
2572 
2573 		status = hw->mac.ops.write_iosf_sb_reg(hw,
2574 				IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2575 				IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2576 	}
2577 
2578 	return ixgbe_restart_an_internal_phy_x550em(hw);
2579 }
2580 
2581 /**
2582  * ixgbe_setup_kr_x550em - Configure the KR PHY
2583  * @hw: pointer to hardware structure
2584  **/
2585 static s32 ixgbe_setup_kr_x550em(struct ixgbe_hw *hw)
2586 {
2587 	/* leave link alone for 2.5G */
2588 	if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_2_5GB_FULL)
2589 		return 0;
2590 
2591 	if (ixgbe_check_reset_blocked(hw))
2592 		return 0;
2593 
2594 	return ixgbe_setup_kr_speed_x550em(hw, hw->phy.autoneg_advertised);
2595 }
2596 
2597 /** ixgbe_ext_phy_t_x550em_get_link - Get ext phy link status
2598  *  @hw: address of hardware structure
2599  *  @link_up: address of boolean to indicate link status
2600  *
2601  *  Returns error code if unable to get link status.
2602  **/
2603 static s32 ixgbe_ext_phy_t_x550em_get_link(struct ixgbe_hw *hw, bool *link_up)
2604 {
2605 	u32 ret;
2606 	u16 autoneg_status;
2607 
2608 	*link_up = false;
2609 
2610 	/* read this twice back to back to indicate current status */
2611 	ret = hw->phy.ops.read_reg(hw, MDIO_STAT1, MDIO_MMD_AN,
2612 				   &autoneg_status);
2613 	if (ret)
2614 		return ret;
2615 
2616 	ret = hw->phy.ops.read_reg(hw, MDIO_STAT1, MDIO_MMD_AN,
2617 				   &autoneg_status);
2618 	if (ret)
2619 		return ret;
2620 
2621 	*link_up = !!(autoneg_status & IXGBE_MDIO_AUTO_NEG_LINK_STATUS);
2622 
2623 	return 0;
2624 }
2625 
2626 /** ixgbe_setup_internal_phy_t_x550em - Configure KR PHY to X557 link
2627  *  @hw: point to hardware structure
2628  *
2629  *  Configures the link between the integrated KR PHY and the external X557 PHY
2630  *  The driver will call this function when it gets a link status change
2631  *  interrupt from the X557 PHY. This function configures the link speed
2632  *  between the PHYs to match the link speed of the BASE-T link.
2633  *
2634  * A return of a non-zero value indicates an error, and the base driver should
2635  * not report link up.
2636  **/
2637 static s32 ixgbe_setup_internal_phy_t_x550em(struct ixgbe_hw *hw)
2638 {
2639 	ixgbe_link_speed force_speed;
2640 	bool link_up;
2641 	u32 status;
2642 	u16 speed;
2643 
2644 	if (hw->mac.ops.get_media_type(hw) != ixgbe_media_type_copper)
2645 		return IXGBE_ERR_CONFIG;
2646 
2647 	if (!(hw->mac.type == ixgbe_mac_X550EM_x &&
2648 	      !(hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE))) {
2649 		speed = IXGBE_LINK_SPEED_10GB_FULL |
2650 			IXGBE_LINK_SPEED_1GB_FULL;
2651 		return ixgbe_setup_kr_speed_x550em(hw, speed);
2652 	}
2653 
2654 	/* If link is not up, then there is no setup necessary so return  */
2655 	status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
2656 	if (status)
2657 		return status;
2658 
2659 	if (!link_up)
2660 		return 0;
2661 
2662 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_STAT,
2663 				      MDIO_MMD_AN,
2664 				      &speed);
2665 	if (status)
2666 		return status;
2667 
2668 	/* If link is not still up, then no setup is necessary so return */
2669 	status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
2670 	if (status)
2671 		return status;
2672 
2673 	if (!link_up)
2674 		return 0;
2675 
2676 	/* clear everything but the speed and duplex bits */
2677 	speed &= IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_MASK;
2678 
2679 	switch (speed) {
2680 	case IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_FULL:
2681 		force_speed = IXGBE_LINK_SPEED_10GB_FULL;
2682 		break;
2683 	case IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_FULL:
2684 		force_speed = IXGBE_LINK_SPEED_1GB_FULL;
2685 		break;
2686 	default:
2687 		/* Internal PHY does not support anything else */
2688 		return IXGBE_ERR_INVALID_LINK_SETTINGS;
2689 	}
2690 
2691 	return ixgbe_setup_ixfi_x550em(hw, &force_speed);
2692 }
2693 
2694 /** ixgbe_reset_phy_t_X550em - Performs X557 PHY reset and enables LASI
2695  *  @hw: pointer to hardware structure
2696  **/
2697 static s32 ixgbe_reset_phy_t_X550em(struct ixgbe_hw *hw)
2698 {
2699 	s32 status;
2700 
2701 	status = ixgbe_reset_phy_generic(hw);
2702 
2703 	if (status)
2704 		return status;
2705 
2706 	/* Configure Link Status Alarm and Temperature Threshold interrupts */
2707 	return ixgbe_enable_lasi_ext_t_x550em(hw);
2708 }
2709 
2710 /**
2711  *  ixgbe_led_on_t_x550em - Turns on the software controllable LEDs.
2712  *  @hw: pointer to hardware structure
2713  *  @led_idx: led number to turn on
2714  **/
2715 static s32 ixgbe_led_on_t_x550em(struct ixgbe_hw *hw, u32 led_idx)
2716 {
2717 	u16 phy_data;
2718 
2719 	if (led_idx >= IXGBE_X557_MAX_LED_INDEX)
2720 		return IXGBE_ERR_PARAM;
2721 
2722 	/* To turn on the LED, set mode to ON. */
2723 	hw->phy.ops.read_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
2724 			     MDIO_MMD_VEND1, &phy_data);
2725 	phy_data |= IXGBE_X557_LED_MANUAL_SET_MASK;
2726 	hw->phy.ops.write_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
2727 			      MDIO_MMD_VEND1, phy_data);
2728 
2729 	return 0;
2730 }
2731 
2732 /**
2733  *  ixgbe_led_off_t_x550em - Turns off the software controllable LEDs.
2734  *  @hw: pointer to hardware structure
2735  *  @led_idx: led number to turn off
2736  **/
2737 static s32 ixgbe_led_off_t_x550em(struct ixgbe_hw *hw, u32 led_idx)
2738 {
2739 	u16 phy_data;
2740 
2741 	if (led_idx >= IXGBE_X557_MAX_LED_INDEX)
2742 		return IXGBE_ERR_PARAM;
2743 
2744 	/* To turn on the LED, set mode to ON. */
2745 	hw->phy.ops.read_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
2746 			     MDIO_MMD_VEND1, &phy_data);
2747 	phy_data &= ~IXGBE_X557_LED_MANUAL_SET_MASK;
2748 	hw->phy.ops.write_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
2749 			      MDIO_MMD_VEND1, phy_data);
2750 
2751 	return 0;
2752 }
2753 
2754 /**
2755  *  ixgbe_set_fw_drv_ver_x550 - Sends driver version to firmware
2756  *  @hw: pointer to the HW structure
2757  *  @maj: driver version major number
2758  *  @min: driver version minor number
2759  *  @build: driver version build number
2760  *  @sub: driver version sub build number
2761  *  @len: length of driver_ver string
2762  *  @driver_ver: driver string
2763  *
2764  *  Sends driver version number to firmware through the manageability
2765  *  block.  On success return 0
2766  *  else returns IXGBE_ERR_SWFW_SYNC when encountering an error acquiring
2767  *  semaphore or IXGBE_ERR_HOST_INTERFACE_COMMAND when command fails.
2768  **/
2769 static s32 ixgbe_set_fw_drv_ver_x550(struct ixgbe_hw *hw, u8 maj, u8 min,
2770 				     u8 build, u8 sub, u16 len,
2771 				     const char *driver_ver)
2772 {
2773 	struct ixgbe_hic_drv_info2 fw_cmd;
2774 	s32 ret_val;
2775 	int i;
2776 
2777 	if (!len || !driver_ver || (len > sizeof(fw_cmd.driver_string)))
2778 		return IXGBE_ERR_INVALID_ARGUMENT;
2779 
2780 	fw_cmd.hdr.cmd = FW_CEM_CMD_DRIVER_INFO;
2781 	fw_cmd.hdr.buf_len = FW_CEM_CMD_DRIVER_INFO_LEN + len;
2782 	fw_cmd.hdr.cmd_or_resp.cmd_resv = FW_CEM_CMD_RESERVED;
2783 	fw_cmd.port_num = (u8)hw->bus.func;
2784 	fw_cmd.ver_maj = maj;
2785 	fw_cmd.ver_min = min;
2786 	fw_cmd.ver_build = build;
2787 	fw_cmd.ver_sub = sub;
2788 	fw_cmd.hdr.checksum = 0;
2789 	memcpy(fw_cmd.driver_string, driver_ver, len);
2790 	fw_cmd.hdr.checksum = ixgbe_calculate_checksum((u8 *)&fw_cmd,
2791 			      (FW_CEM_HDR_LEN + fw_cmd.hdr.buf_len));
2792 
2793 	for (i = 0; i <= FW_CEM_MAX_RETRIES; i++) {
2794 		ret_val = ixgbe_host_interface_command(hw, (u32 *)&fw_cmd,
2795 						       sizeof(fw_cmd),
2796 						       IXGBE_HI_COMMAND_TIMEOUT,
2797 						       true);
2798 		if (ret_val)
2799 			continue;
2800 
2801 		if (fw_cmd.hdr.cmd_or_resp.ret_status !=
2802 		    FW_CEM_RESP_STATUS_SUCCESS)
2803 			return IXGBE_ERR_HOST_INTERFACE_COMMAND;
2804 		return 0;
2805 	}
2806 
2807 	return ret_val;
2808 }
2809 
2810 /** ixgbe_get_lcd_x550em - Determine lowest common denominator
2811  *  @hw: pointer to hardware structure
2812  *  @lcd_speed: pointer to lowest common link speed
2813  *
2814  *  Determine lowest common link speed with link partner.
2815  **/
2816 static s32 ixgbe_get_lcd_t_x550em(struct ixgbe_hw *hw,
2817 				  ixgbe_link_speed *lcd_speed)
2818 {
2819 	u16 an_lp_status;
2820 	s32 status;
2821 	u16 word = hw->eeprom.ctrl_word_3;
2822 
2823 	*lcd_speed = IXGBE_LINK_SPEED_UNKNOWN;
2824 
2825 	status = hw->phy.ops.read_reg(hw, IXGBE_AUTO_NEG_LP_STATUS,
2826 				      MDIO_MMD_AN,
2827 				      &an_lp_status);
2828 	if (status)
2829 		return status;
2830 
2831 	/* If link partner advertised 1G, return 1G */
2832 	if (an_lp_status & IXGBE_AUTO_NEG_LP_1000BASE_CAP) {
2833 		*lcd_speed = IXGBE_LINK_SPEED_1GB_FULL;
2834 		return status;
2835 	}
2836 
2837 	/* If 10G disabled for LPLU via NVM D10GMP, then return no valid LCD */
2838 	if ((hw->bus.lan_id && (word & NVM_INIT_CTRL_3_D10GMP_PORT1)) ||
2839 	    (word & NVM_INIT_CTRL_3_D10GMP_PORT0))
2840 		return status;
2841 
2842 	/* Link partner not capable of lower speeds, return 10G */
2843 	*lcd_speed = IXGBE_LINK_SPEED_10GB_FULL;
2844 	return status;
2845 }
2846 
2847 /**
2848  * ixgbe_setup_fc_x550em - Set up flow control
2849  * @hw: pointer to hardware structure
2850  */
2851 static s32 ixgbe_setup_fc_x550em(struct ixgbe_hw *hw)
2852 {
2853 	bool pause, asm_dir;
2854 	u32 reg_val;
2855 	s32 rc = 0;
2856 
2857 	/* Validate the requested mode */
2858 	if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
2859 		hw_err(hw, "ixgbe_fc_rx_pause not valid in strict IEEE mode\n");
2860 		return IXGBE_ERR_INVALID_LINK_SETTINGS;
2861 	}
2862 
2863 	/* 10gig parts do not have a word in the EEPROM to determine the
2864 	 * default flow control setting, so we explicitly set it to full.
2865 	 */
2866 	if (hw->fc.requested_mode == ixgbe_fc_default)
2867 		hw->fc.requested_mode = ixgbe_fc_full;
2868 
2869 	/* Determine PAUSE and ASM_DIR bits. */
2870 	switch (hw->fc.requested_mode) {
2871 	case ixgbe_fc_none:
2872 		pause = false;
2873 		asm_dir = false;
2874 		break;
2875 	case ixgbe_fc_tx_pause:
2876 		pause = false;
2877 		asm_dir = true;
2878 		break;
2879 	case ixgbe_fc_rx_pause:
2880 		/* Rx Flow control is enabled and Tx Flow control is
2881 		 * disabled by software override. Since there really
2882 		 * isn't a way to advertise that we are capable of RX
2883 		 * Pause ONLY, we will advertise that we support both
2884 		 * symmetric and asymmetric Rx PAUSE, as such we fall
2885 		 * through to the fc_full statement.  Later, we will
2886 		 * disable the adapter's ability to send PAUSE frames.
2887 		 */
2888 		fallthrough;
2889 	case ixgbe_fc_full:
2890 		pause = true;
2891 		asm_dir = true;
2892 		break;
2893 	default:
2894 		hw_err(hw, "Flow control param set incorrectly\n");
2895 		return IXGBE_ERR_CONFIG;
2896 	}
2897 
2898 	switch (hw->device_id) {
2899 	case IXGBE_DEV_ID_X550EM_X_KR:
2900 	case IXGBE_DEV_ID_X550EM_A_KR:
2901 	case IXGBE_DEV_ID_X550EM_A_KR_L:
2902 		rc = hw->mac.ops.read_iosf_sb_reg(hw,
2903 					    IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
2904 					    IXGBE_SB_IOSF_TARGET_KR_PHY,
2905 					    &reg_val);
2906 		if (rc)
2907 			return rc;
2908 
2909 		reg_val &= ~(IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
2910 			     IXGBE_KRM_AN_CNTL_1_ASM_PAUSE);
2911 		if (pause)
2912 			reg_val |= IXGBE_KRM_AN_CNTL_1_SYM_PAUSE;
2913 		if (asm_dir)
2914 			reg_val |= IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
2915 		rc = hw->mac.ops.write_iosf_sb_reg(hw,
2916 					    IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
2917 					    IXGBE_SB_IOSF_TARGET_KR_PHY,
2918 					    reg_val);
2919 
2920 		/* This device does not fully support AN. */
2921 		hw->fc.disable_fc_autoneg = true;
2922 		break;
2923 	case IXGBE_DEV_ID_X550EM_X_XFI:
2924 		hw->fc.disable_fc_autoneg = true;
2925 		break;
2926 	default:
2927 		break;
2928 	}
2929 	return rc;
2930 }
2931 
2932 /**
2933  *  ixgbe_fc_autoneg_backplane_x550em_a - Enable flow control IEEE clause 37
2934  *  @hw: pointer to hardware structure
2935  **/
2936 static void ixgbe_fc_autoneg_backplane_x550em_a(struct ixgbe_hw *hw)
2937 {
2938 	u32 link_s1, lp_an_page_low, an_cntl_1;
2939 	s32 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
2940 	ixgbe_link_speed speed;
2941 	bool link_up;
2942 
2943 	/* AN should have completed when the cable was plugged in.
2944 	 * Look for reasons to bail out.  Bail out if:
2945 	 * - FC autoneg is disabled, or if
2946 	 * - link is not up.
2947 	 */
2948 	if (hw->fc.disable_fc_autoneg) {
2949 		hw_err(hw, "Flow control autoneg is disabled");
2950 		goto out;
2951 	}
2952 
2953 	hw->mac.ops.check_link(hw, &speed, &link_up, false);
2954 	if (!link_up) {
2955 		hw_err(hw, "The link is down");
2956 		goto out;
2957 	}
2958 
2959 	/* Check at auto-negotiation has completed */
2960 	status = hw->mac.ops.read_iosf_sb_reg(hw,
2961 					IXGBE_KRM_LINK_S1(hw->bus.lan_id),
2962 					IXGBE_SB_IOSF_TARGET_KR_PHY, &link_s1);
2963 
2964 	if (status || (link_s1 & IXGBE_KRM_LINK_S1_MAC_AN_COMPLETE) == 0) {
2965 		hw_dbg(hw, "Auto-Negotiation did not complete\n");
2966 		status = IXGBE_ERR_FC_NOT_NEGOTIATED;
2967 		goto out;
2968 	}
2969 
2970 	/* Read the 10g AN autoc and LP ability registers and resolve
2971 	 * local flow control settings accordingly
2972 	 */
2973 	status = hw->mac.ops.read_iosf_sb_reg(hw,
2974 				IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
2975 				IXGBE_SB_IOSF_TARGET_KR_PHY, &an_cntl_1);
2976 
2977 	if (status) {
2978 		hw_dbg(hw, "Auto-Negotiation did not complete\n");
2979 		goto out;
2980 	}
2981 
2982 	status = hw->mac.ops.read_iosf_sb_reg(hw,
2983 				IXGBE_KRM_LP_BASE_PAGE_HIGH(hw->bus.lan_id),
2984 				IXGBE_SB_IOSF_TARGET_KR_PHY, &lp_an_page_low);
2985 
2986 	if (status) {
2987 		hw_dbg(hw, "Auto-Negotiation did not complete\n");
2988 		goto out;
2989 	}
2990 
2991 	status = ixgbe_negotiate_fc(hw, an_cntl_1, lp_an_page_low,
2992 				    IXGBE_KRM_AN_CNTL_1_SYM_PAUSE,
2993 				    IXGBE_KRM_AN_CNTL_1_ASM_PAUSE,
2994 				    IXGBE_KRM_LP_BASE_PAGE_HIGH_SYM_PAUSE,
2995 				    IXGBE_KRM_LP_BASE_PAGE_HIGH_ASM_PAUSE);
2996 
2997 out:
2998 	if (!status) {
2999 		hw->fc.fc_was_autonegged = true;
3000 	} else {
3001 		hw->fc.fc_was_autonegged = false;
3002 		hw->fc.current_mode = hw->fc.requested_mode;
3003 	}
3004 }
3005 
3006 /**
3007  *  ixgbe_fc_autoneg_fiber_x550em_a - passthrough FC settings
3008  *  @hw: pointer to hardware structure
3009  **/
3010 static void ixgbe_fc_autoneg_fiber_x550em_a(struct ixgbe_hw *hw)
3011 {
3012 	hw->fc.fc_was_autonegged = false;
3013 	hw->fc.current_mode = hw->fc.requested_mode;
3014 }
3015 
3016 /** ixgbe_enter_lplu_x550em - Transition to low power states
3017  *  @hw: pointer to hardware structure
3018  *
3019  *  Configures Low Power Link Up on transition to low power states
3020  *  (from D0 to non-D0). Link is required to enter LPLU so avoid resetting
3021  *  the X557 PHY immediately prior to entering LPLU.
3022  **/
3023 static s32 ixgbe_enter_lplu_t_x550em(struct ixgbe_hw *hw)
3024 {
3025 	u16 an_10g_cntl_reg, autoneg_reg, speed;
3026 	s32 status;
3027 	ixgbe_link_speed lcd_speed;
3028 	u32 save_autoneg;
3029 	bool link_up;
3030 
3031 	/* If blocked by MNG FW, then don't restart AN */
3032 	if (ixgbe_check_reset_blocked(hw))
3033 		return 0;
3034 
3035 	status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3036 	if (status)
3037 		return status;
3038 
3039 	status = hw->eeprom.ops.read(hw, NVM_INIT_CTRL_3,
3040 				     &hw->eeprom.ctrl_word_3);
3041 	if (status)
3042 		return status;
3043 
3044 	/* If link is down, LPLU disabled in NVM, WoL disabled, or
3045 	 * manageability disabled, then force link down by entering
3046 	 * low power mode.
3047 	 */
3048 	if (!link_up || !(hw->eeprom.ctrl_word_3 & NVM_INIT_CTRL_3_LPLU) ||
3049 	    !(hw->wol_enabled || ixgbe_mng_present(hw)))
3050 		return ixgbe_set_copper_phy_power(hw, false);
3051 
3052 	/* Determine LCD */
3053 	status = ixgbe_get_lcd_t_x550em(hw, &lcd_speed);
3054 	if (status)
3055 		return status;
3056 
3057 	/* If no valid LCD link speed, then force link down and exit. */
3058 	if (lcd_speed == IXGBE_LINK_SPEED_UNKNOWN)
3059 		return ixgbe_set_copper_phy_power(hw, false);
3060 
3061 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_STAT,
3062 				      MDIO_MMD_AN,
3063 				      &speed);
3064 	if (status)
3065 		return status;
3066 
3067 	/* If no link now, speed is invalid so take link down */
3068 	status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3069 	if (status)
3070 		return ixgbe_set_copper_phy_power(hw, false);
3071 
3072 	/* clear everything but the speed bits */
3073 	speed &= IXGBE_MDIO_AUTO_NEG_VEN_STAT_SPEED_MASK;
3074 
3075 	/* If current speed is already LCD, then exit. */
3076 	if (((speed == IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB) &&
3077 	     (lcd_speed == IXGBE_LINK_SPEED_1GB_FULL)) ||
3078 	    ((speed == IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB) &&
3079 	     (lcd_speed == IXGBE_LINK_SPEED_10GB_FULL)))
3080 		return status;
3081 
3082 	/* Clear AN completed indication */
3083 	status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM,
3084 				      MDIO_MMD_AN,
3085 				      &autoneg_reg);
3086 	if (status)
3087 		return status;
3088 
3089 	status = hw->phy.ops.read_reg(hw, MDIO_AN_10GBT_CTRL,
3090 				      MDIO_MMD_AN,
3091 				      &an_10g_cntl_reg);
3092 	if (status)
3093 		return status;
3094 
3095 	status = hw->phy.ops.read_reg(hw,
3096 				      IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG,
3097 				      MDIO_MMD_AN,
3098 				      &autoneg_reg);
3099 	if (status)
3100 		return status;
3101 
3102 	save_autoneg = hw->phy.autoneg_advertised;
3103 
3104 	/* Setup link at least common link speed */
3105 	status = hw->mac.ops.setup_link(hw, lcd_speed, false);
3106 
3107 	/* restore autoneg from before setting lplu speed */
3108 	hw->phy.autoneg_advertised = save_autoneg;
3109 
3110 	return status;
3111 }
3112 
3113 /**
3114  * ixgbe_reset_phy_fw - Reset firmware-controlled PHYs
3115  * @hw: pointer to hardware structure
3116  */
3117 static s32 ixgbe_reset_phy_fw(struct ixgbe_hw *hw)
3118 {
3119 	u32 store[FW_PHY_ACT_DATA_COUNT] = { 0 };
3120 	s32 rc;
3121 
3122 	if (hw->phy.reset_disable || ixgbe_check_reset_blocked(hw))
3123 		return 0;
3124 
3125 	rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_PHY_SW_RESET, &store);
3126 	if (rc)
3127 		return rc;
3128 	memset(store, 0, sizeof(store));
3129 
3130 	rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_INIT_PHY, &store);
3131 	if (rc)
3132 		return rc;
3133 
3134 	return ixgbe_setup_fw_link(hw);
3135 }
3136 
3137 /**
3138  * ixgbe_check_overtemp_fw - Check firmware-controlled PHYs for overtemp
3139  * @hw: pointer to hardware structure
3140  */
3141 static s32 ixgbe_check_overtemp_fw(struct ixgbe_hw *hw)
3142 {
3143 	u32 store[FW_PHY_ACT_DATA_COUNT] = { 0 };
3144 	s32 rc;
3145 
3146 	rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_LINK_INFO, &store);
3147 	if (rc)
3148 		return rc;
3149 
3150 	if (store[0] & FW_PHY_ACT_GET_LINK_INFO_TEMP) {
3151 		ixgbe_shutdown_fw_phy(hw);
3152 		return IXGBE_ERR_OVERTEMP;
3153 	}
3154 	return 0;
3155 }
3156 
3157 /**
3158  * ixgbe_read_mng_if_sel_x550em - Read NW_MNG_IF_SEL register
3159  * @hw: pointer to hardware structure
3160  *
3161  * Read NW_MNG_IF_SEL register and save field values.
3162  */
3163 static void ixgbe_read_mng_if_sel_x550em(struct ixgbe_hw *hw)
3164 {
3165 	/* Save NW management interface connected on board. This is used
3166 	 * to determine internal PHY mode.
3167 	 */
3168 	hw->phy.nw_mng_if_sel = IXGBE_READ_REG(hw, IXGBE_NW_MNG_IF_SEL);
3169 
3170 	/* If X552 (X550EM_a) and MDIO is connected to external PHY, then set
3171 	 * PHY address. This register field was has only been used for X552.
3172 	 */
3173 	if (hw->mac.type == ixgbe_mac_x550em_a &&
3174 	    hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_MDIO_ACT) {
3175 		hw->phy.mdio.prtad = (hw->phy.nw_mng_if_sel &
3176 				      IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD) >>
3177 				     IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT;
3178 	}
3179 }
3180 
3181 /** ixgbe_init_phy_ops_X550em - PHY/SFP specific init
3182  *  @hw: pointer to hardware structure
3183  *
3184  *  Initialize any function pointers that were not able to be
3185  *  set during init_shared_code because the PHY/SFP type was
3186  *  not known.  Perform the SFP init if necessary.
3187  **/
3188 static s32 ixgbe_init_phy_ops_X550em(struct ixgbe_hw *hw)
3189 {
3190 	struct ixgbe_phy_info *phy = &hw->phy;
3191 	s32 ret_val;
3192 
3193 	hw->mac.ops.set_lan_id(hw);
3194 
3195 	ixgbe_read_mng_if_sel_x550em(hw);
3196 
3197 	if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) {
3198 		phy->phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
3199 		ixgbe_setup_mux_ctl(hw);
3200 	}
3201 
3202 	/* Identify the PHY or SFP module */
3203 	ret_val = phy->ops.identify(hw);
3204 	if (ret_val == IXGBE_ERR_SFP_NOT_SUPPORTED ||
3205 	    ret_val == IXGBE_ERR_PHY_ADDR_INVALID)
3206 		return ret_val;
3207 
3208 	/* Setup function pointers based on detected hardware */
3209 	ixgbe_init_mac_link_ops_X550em(hw);
3210 	if (phy->sfp_type != ixgbe_sfp_type_unknown)
3211 		phy->ops.reset = NULL;
3212 
3213 	/* Set functions pointers based on phy type */
3214 	switch (hw->phy.type) {
3215 	case ixgbe_phy_x550em_kx4:
3216 		phy->ops.setup_link = NULL;
3217 		phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
3218 		phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
3219 		break;
3220 	case ixgbe_phy_x550em_kr:
3221 		phy->ops.setup_link = ixgbe_setup_kr_x550em;
3222 		phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
3223 		phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
3224 		break;
3225 	case ixgbe_phy_x550em_xfi:
3226 		/* link is managed by HW */
3227 		phy->ops.setup_link = NULL;
3228 		phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
3229 		phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
3230 		break;
3231 	case ixgbe_phy_x550em_ext_t:
3232 		/* Save NW management interface connected on board. This is used
3233 		 * to determine internal PHY mode
3234 		 */
3235 		phy->nw_mng_if_sel = IXGBE_READ_REG(hw, IXGBE_NW_MNG_IF_SEL);
3236 
3237 		/* If internal link mode is XFI, then setup iXFI internal link,
3238 		 * else setup KR now.
3239 		 */
3240 		phy->ops.setup_internal_link =
3241 					      ixgbe_setup_internal_phy_t_x550em;
3242 
3243 		/* setup SW LPLU only for first revision */
3244 		if (hw->mac.type == ixgbe_mac_X550EM_x &&
3245 		    !(IXGBE_READ_REG(hw, IXGBE_FUSES0_GROUP(0)) &
3246 		      IXGBE_FUSES0_REV_MASK))
3247 			phy->ops.enter_lplu = ixgbe_enter_lplu_t_x550em;
3248 
3249 		phy->ops.handle_lasi = ixgbe_handle_lasi_ext_t_x550em;
3250 		phy->ops.reset = ixgbe_reset_phy_t_X550em;
3251 		break;
3252 	case ixgbe_phy_sgmii:
3253 		phy->ops.setup_link = NULL;
3254 		break;
3255 	case ixgbe_phy_fw:
3256 		phy->ops.setup_link = ixgbe_setup_fw_link;
3257 		phy->ops.reset = ixgbe_reset_phy_fw;
3258 		break;
3259 	case ixgbe_phy_ext_1g_t:
3260 		phy->ops.setup_link = NULL;
3261 		phy->ops.read_reg = NULL;
3262 		phy->ops.write_reg = NULL;
3263 		phy->ops.reset = NULL;
3264 		break;
3265 	default:
3266 		break;
3267 	}
3268 
3269 	return ret_val;
3270 }
3271 
3272 /** ixgbe_get_media_type_X550em - Get media type
3273  *  @hw: pointer to hardware structure
3274  *
3275  *  Returns the media type (fiber, copper, backplane)
3276  *
3277  */
3278 static enum ixgbe_media_type ixgbe_get_media_type_X550em(struct ixgbe_hw *hw)
3279 {
3280 	enum ixgbe_media_type media_type;
3281 
3282 	/* Detect if there is a copper PHY attached. */
3283 	switch (hw->device_id) {
3284 	case IXGBE_DEV_ID_X550EM_A_SGMII:
3285 	case IXGBE_DEV_ID_X550EM_A_SGMII_L:
3286 		hw->phy.type = ixgbe_phy_sgmii;
3287 		fallthrough;
3288 	case IXGBE_DEV_ID_X550EM_X_KR:
3289 	case IXGBE_DEV_ID_X550EM_X_KX4:
3290 	case IXGBE_DEV_ID_X550EM_X_XFI:
3291 	case IXGBE_DEV_ID_X550EM_A_KR:
3292 	case IXGBE_DEV_ID_X550EM_A_KR_L:
3293 		media_type = ixgbe_media_type_backplane;
3294 		break;
3295 	case IXGBE_DEV_ID_X550EM_X_SFP:
3296 	case IXGBE_DEV_ID_X550EM_A_SFP:
3297 	case IXGBE_DEV_ID_X550EM_A_SFP_N:
3298 		media_type = ixgbe_media_type_fiber;
3299 		break;
3300 	case IXGBE_DEV_ID_X550EM_X_1G_T:
3301 	case IXGBE_DEV_ID_X550EM_X_10G_T:
3302 	case IXGBE_DEV_ID_X550EM_A_10G_T:
3303 	case IXGBE_DEV_ID_X550EM_A_1G_T:
3304 	case IXGBE_DEV_ID_X550EM_A_1G_T_L:
3305 		media_type = ixgbe_media_type_copper;
3306 		break;
3307 	default:
3308 		media_type = ixgbe_media_type_unknown;
3309 		break;
3310 	}
3311 	return media_type;
3312 }
3313 
3314 /** ixgbe_init_ext_t_x550em - Start (unstall) the external Base T PHY.
3315  ** @hw: pointer to hardware structure
3316  **/
3317 static s32 ixgbe_init_ext_t_x550em(struct ixgbe_hw *hw)
3318 {
3319 	s32 status;
3320 	u16 reg;
3321 
3322 	status = hw->phy.ops.read_reg(hw,
3323 				      IXGBE_MDIO_TX_VENDOR_ALARMS_3,
3324 				      MDIO_MMD_PMAPMD,
3325 				      &reg);
3326 	if (status)
3327 		return status;
3328 
3329 	/* If PHY FW reset completed bit is set then this is the first
3330 	 * SW instance after a power on so the PHY FW must be un-stalled.
3331 	 */
3332 	if (reg & IXGBE_MDIO_TX_VENDOR_ALARMS_3_RST_MASK) {
3333 		status = hw->phy.ops.read_reg(hw,
3334 					IXGBE_MDIO_GLOBAL_RES_PR_10,
3335 					MDIO_MMD_VEND1,
3336 					&reg);
3337 		if (status)
3338 			return status;
3339 
3340 		reg &= ~IXGBE_MDIO_POWER_UP_STALL;
3341 
3342 		status = hw->phy.ops.write_reg(hw,
3343 					IXGBE_MDIO_GLOBAL_RES_PR_10,
3344 					MDIO_MMD_VEND1,
3345 					reg);
3346 		if (status)
3347 			return status;
3348 	}
3349 
3350 	return status;
3351 }
3352 
3353 /**
3354  * ixgbe_set_mdio_speed - Set MDIO clock speed
3355  * @hw: pointer to hardware structure
3356  */
3357 static void ixgbe_set_mdio_speed(struct ixgbe_hw *hw)
3358 {
3359 	u32 hlreg0;
3360 
3361 	switch (hw->device_id) {
3362 	case IXGBE_DEV_ID_X550EM_X_10G_T:
3363 	case IXGBE_DEV_ID_X550EM_A_SGMII:
3364 	case IXGBE_DEV_ID_X550EM_A_SGMII_L:
3365 	case IXGBE_DEV_ID_X550EM_A_10G_T:
3366 	case IXGBE_DEV_ID_X550EM_A_SFP:
3367 		/* Config MDIO clock speed before the first MDIO PHY access */
3368 		hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
3369 		hlreg0 &= ~IXGBE_HLREG0_MDCSPD;
3370 		IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
3371 		break;
3372 	case IXGBE_DEV_ID_X550EM_A_1G_T:
3373 	case IXGBE_DEV_ID_X550EM_A_1G_T_L:
3374 		/* Select fast MDIO clock speed for these devices */
3375 		hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
3376 		hlreg0 |= IXGBE_HLREG0_MDCSPD;
3377 		IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
3378 		break;
3379 	default:
3380 		break;
3381 	}
3382 }
3383 
3384 /**  ixgbe_reset_hw_X550em - Perform hardware reset
3385  **  @hw: pointer to hardware structure
3386  **
3387  **  Resets the hardware by resetting the transmit and receive units, masks
3388  **  and clears all interrupts, perform a PHY reset, and perform a link (MAC)
3389  **  reset.
3390  **/
3391 static s32 ixgbe_reset_hw_X550em(struct ixgbe_hw *hw)
3392 {
3393 	ixgbe_link_speed link_speed;
3394 	s32 status;
3395 	u32 ctrl = 0;
3396 	u32 i;
3397 	bool link_up = false;
3398 	u32 swfw_mask = hw->phy.phy_semaphore_mask;
3399 
3400 	/* Call adapter stop to disable Tx/Rx and clear interrupts */
3401 	status = hw->mac.ops.stop_adapter(hw);
3402 	if (status)
3403 		return status;
3404 
3405 	/* flush pending Tx transactions */
3406 	ixgbe_clear_tx_pending(hw);
3407 
3408 	/* PHY ops must be identified and initialized prior to reset */
3409 	status = hw->phy.ops.init(hw);
3410 	if (status == IXGBE_ERR_SFP_NOT_SUPPORTED ||
3411 	    status == IXGBE_ERR_PHY_ADDR_INVALID)
3412 		return status;
3413 
3414 	/* start the external PHY */
3415 	if (hw->phy.type == ixgbe_phy_x550em_ext_t) {
3416 		status = ixgbe_init_ext_t_x550em(hw);
3417 		if (status)
3418 			return status;
3419 	}
3420 
3421 	/* Setup SFP module if there is one present. */
3422 	if (hw->phy.sfp_setup_needed) {
3423 		status = hw->mac.ops.setup_sfp(hw);
3424 		hw->phy.sfp_setup_needed = false;
3425 	}
3426 
3427 	if (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
3428 		return status;
3429 
3430 	/* Reset PHY */
3431 	if (!hw->phy.reset_disable && hw->phy.ops.reset)
3432 		hw->phy.ops.reset(hw);
3433 
3434 mac_reset_top:
3435 	/* Issue global reset to the MAC.  Needs to be SW reset if link is up.
3436 	 * If link reset is used when link is up, it might reset the PHY when
3437 	 * mng is using it.  If link is down or the flag to force full link
3438 	 * reset is set, then perform link reset.
3439 	 */
3440 	ctrl = IXGBE_CTRL_LNK_RST;
3441 
3442 	if (!hw->force_full_reset) {
3443 		hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
3444 		if (link_up)
3445 			ctrl = IXGBE_CTRL_RST;
3446 	}
3447 
3448 	status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
3449 	if (status) {
3450 		hw_dbg(hw, "semaphore failed with %d", status);
3451 		return IXGBE_ERR_SWFW_SYNC;
3452 	}
3453 
3454 	ctrl |= IXGBE_READ_REG(hw, IXGBE_CTRL);
3455 	IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
3456 	IXGBE_WRITE_FLUSH(hw);
3457 	hw->mac.ops.release_swfw_sync(hw, swfw_mask);
3458 	usleep_range(1000, 1200);
3459 
3460 	/* Poll for reset bit to self-clear meaning reset is complete */
3461 	for (i = 0; i < 10; i++) {
3462 		ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
3463 		if (!(ctrl & IXGBE_CTRL_RST_MASK))
3464 			break;
3465 		udelay(1);
3466 	}
3467 
3468 	if (ctrl & IXGBE_CTRL_RST_MASK) {
3469 		status = IXGBE_ERR_RESET_FAILED;
3470 		hw_dbg(hw, "Reset polling failed to complete.\n");
3471 	}
3472 
3473 	msleep(50);
3474 
3475 	/* Double resets are required for recovery from certain error
3476 	 * clear the multicast table.  Also reset num_rar_entries to 128,
3477 	 * since we modify this value when programming the SAN MAC address.
3478 	 */
3479 	if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
3480 		hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
3481 		goto mac_reset_top;
3482 	}
3483 
3484 	/* Store the permanent mac address */
3485 	hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr);
3486 
3487 	/* Store MAC address from RAR0, clear receive address registers, and
3488 	 * clear the multicast table.  Also reset num_rar_entries to 128,
3489 	 * since we modify this value when programming the SAN MAC address.
3490 	 */
3491 	hw->mac.num_rar_entries = 128;
3492 	hw->mac.ops.init_rx_addrs(hw);
3493 
3494 	ixgbe_set_mdio_speed(hw);
3495 
3496 	if (hw->device_id == IXGBE_DEV_ID_X550EM_X_SFP)
3497 		ixgbe_setup_mux_ctl(hw);
3498 
3499 	return status;
3500 }
3501 
3502 /** ixgbe_set_ethertype_anti_spoofing_X550 - Enable/Disable Ethertype
3503  *	anti-spoofing
3504  *  @hw:  pointer to hardware structure
3505  *  @enable: enable or disable switch for Ethertype anti-spoofing
3506  *  @vf: Virtual Function pool - VF Pool to set for Ethertype anti-spoofing
3507  **/
3508 static void ixgbe_set_ethertype_anti_spoofing_X550(struct ixgbe_hw *hw,
3509 						   bool enable, int vf)
3510 {
3511 	int vf_target_reg = vf >> 3;
3512 	int vf_target_shift = vf % 8 + IXGBE_SPOOF_ETHERTYPEAS_SHIFT;
3513 	u32 pfvfspoof;
3514 
3515 	pfvfspoof = IXGBE_READ_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg));
3516 	if (enable)
3517 		pfvfspoof |= BIT(vf_target_shift);
3518 	else
3519 		pfvfspoof &= ~BIT(vf_target_shift);
3520 
3521 	IXGBE_WRITE_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg), pfvfspoof);
3522 }
3523 
3524 /** ixgbe_set_source_address_pruning_X550 - Enable/Disbale src address pruning
3525  *  @hw: pointer to hardware structure
3526  *  @enable: enable or disable source address pruning
3527  *  @pool: Rx pool to set source address pruning for
3528  **/
3529 static void ixgbe_set_source_address_pruning_X550(struct ixgbe_hw *hw,
3530 						  bool enable,
3531 						  unsigned int pool)
3532 {
3533 	u64 pfflp;
3534 
3535 	/* max rx pool is 63 */
3536 	if (pool > 63)
3537 		return;
3538 
3539 	pfflp = (u64)IXGBE_READ_REG(hw, IXGBE_PFFLPL);
3540 	pfflp |= (u64)IXGBE_READ_REG(hw, IXGBE_PFFLPH) << 32;
3541 
3542 	if (enable)
3543 		pfflp |= (1ULL << pool);
3544 	else
3545 		pfflp &= ~(1ULL << pool);
3546 
3547 	IXGBE_WRITE_REG(hw, IXGBE_PFFLPL, (u32)pfflp);
3548 	IXGBE_WRITE_REG(hw, IXGBE_PFFLPH, (u32)(pfflp >> 32));
3549 }
3550 
3551 /**
3552  *  ixgbe_setup_fc_backplane_x550em_a - Set up flow control
3553  *  @hw: pointer to hardware structure
3554  *
3555  *  Called at init time to set up flow control.
3556  **/
3557 static s32 ixgbe_setup_fc_backplane_x550em_a(struct ixgbe_hw *hw)
3558 {
3559 	s32 status = 0;
3560 	u32 an_cntl = 0;
3561 
3562 	/* Validate the requested mode */
3563 	if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
3564 		hw_err(hw, "ixgbe_fc_rx_pause not valid in strict IEEE mode\n");
3565 		return IXGBE_ERR_INVALID_LINK_SETTINGS;
3566 	}
3567 
3568 	if (hw->fc.requested_mode == ixgbe_fc_default)
3569 		hw->fc.requested_mode = ixgbe_fc_full;
3570 
3571 	/* Set up the 1G and 10G flow control advertisement registers so the
3572 	 * HW will be able to do FC autoneg once the cable is plugged in.  If
3573 	 * we link at 10G, the 1G advertisement is harmless and vice versa.
3574 	 */
3575 	status = hw->mac.ops.read_iosf_sb_reg(hw,
3576 					IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
3577 					IXGBE_SB_IOSF_TARGET_KR_PHY, &an_cntl);
3578 
3579 	if (status) {
3580 		hw_dbg(hw, "Auto-Negotiation did not complete\n");
3581 		return status;
3582 	}
3583 
3584 	/* The possible values of fc.requested_mode are:
3585 	 * 0: Flow control is completely disabled
3586 	 * 1: Rx flow control is enabled (we can receive pause frames,
3587 	 *    but not send pause frames).
3588 	 * 2: Tx flow control is enabled (we can send pause frames but
3589 	 *    we do not support receiving pause frames).
3590 	 * 3: Both Rx and Tx flow control (symmetric) are enabled.
3591 	 * other: Invalid.
3592 	 */
3593 	switch (hw->fc.requested_mode) {
3594 	case ixgbe_fc_none:
3595 		/* Flow control completely disabled by software override. */
3596 		an_cntl &= ~(IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
3597 			     IXGBE_KRM_AN_CNTL_1_ASM_PAUSE);
3598 		break;
3599 	case ixgbe_fc_tx_pause:
3600 		/* Tx Flow control is enabled, and Rx Flow control is
3601 		 * disabled by software override.
3602 		 */
3603 		an_cntl |= IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
3604 		an_cntl &= ~IXGBE_KRM_AN_CNTL_1_SYM_PAUSE;
3605 		break;
3606 	case ixgbe_fc_rx_pause:
3607 		/* Rx Flow control is enabled and Tx Flow control is
3608 		 * disabled by software override. Since there really
3609 		 * isn't a way to advertise that we are capable of RX
3610 		 * Pause ONLY, we will advertise that we support both
3611 		 * symmetric and asymmetric Rx PAUSE, as such we fall
3612 		 * through to the fc_full statement.  Later, we will
3613 		 * disable the adapter's ability to send PAUSE frames.
3614 		 */
3615 	case ixgbe_fc_full:
3616 		/* Flow control (both Rx and Tx) is enabled by SW override. */
3617 		an_cntl |= IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
3618 			   IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
3619 		break;
3620 	default:
3621 		hw_err(hw, "Flow control param set incorrectly\n");
3622 		return IXGBE_ERR_CONFIG;
3623 	}
3624 
3625 	status = hw->mac.ops.write_iosf_sb_reg(hw,
3626 					IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
3627 					IXGBE_SB_IOSF_TARGET_KR_PHY, an_cntl);
3628 
3629 	/* Restart auto-negotiation. */
3630 	status = ixgbe_restart_an_internal_phy_x550em(hw);
3631 
3632 	return status;
3633 }
3634 
3635 /**
3636  * ixgbe_set_mux - Set mux for port 1 access with CS4227
3637  * @hw: pointer to hardware structure
3638  * @state: set mux if 1, clear if 0
3639  */
3640 static void ixgbe_set_mux(struct ixgbe_hw *hw, u8 state)
3641 {
3642 	u32 esdp;
3643 
3644 	if (!hw->bus.lan_id)
3645 		return;
3646 	esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
3647 	if (state)
3648 		esdp |= IXGBE_ESDP_SDP1;
3649 	else
3650 		esdp &= ~IXGBE_ESDP_SDP1;
3651 	IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
3652 	IXGBE_WRITE_FLUSH(hw);
3653 }
3654 
3655 /**
3656  * ixgbe_acquire_swfw_sync_X550em - Acquire SWFW semaphore
3657  * @hw: pointer to hardware structure
3658  * @mask: Mask to specify which semaphore to acquire
3659  *
3660  * Acquires the SWFW semaphore and sets the I2C MUX
3661  */
3662 static s32 ixgbe_acquire_swfw_sync_X550em(struct ixgbe_hw *hw, u32 mask)
3663 {
3664 	s32 status;
3665 
3666 	status = ixgbe_acquire_swfw_sync_X540(hw, mask);
3667 	if (status)
3668 		return status;
3669 
3670 	if (mask & IXGBE_GSSR_I2C_MASK)
3671 		ixgbe_set_mux(hw, 1);
3672 
3673 	return 0;
3674 }
3675 
3676 /**
3677  * ixgbe_release_swfw_sync_X550em - Release SWFW semaphore
3678  * @hw: pointer to hardware structure
3679  * @mask: Mask to specify which semaphore to release
3680  *
3681  * Releases the SWFW semaphore and sets the I2C MUX
3682  */
3683 static void ixgbe_release_swfw_sync_X550em(struct ixgbe_hw *hw, u32 mask)
3684 {
3685 	if (mask & IXGBE_GSSR_I2C_MASK)
3686 		ixgbe_set_mux(hw, 0);
3687 
3688 	ixgbe_release_swfw_sync_X540(hw, mask);
3689 }
3690 
3691 /**
3692  * ixgbe_acquire_swfw_sync_x550em_a - Acquire SWFW semaphore
3693  * @hw: pointer to hardware structure
3694  * @mask: Mask to specify which semaphore to acquire
3695  *
3696  * Acquires the SWFW semaphore and get the shared PHY token as needed
3697  */
3698 static s32 ixgbe_acquire_swfw_sync_x550em_a(struct ixgbe_hw *hw, u32 mask)
3699 {
3700 	u32 hmask = mask & ~IXGBE_GSSR_TOKEN_SM;
3701 	int retries = FW_PHY_TOKEN_RETRIES;
3702 	s32 status;
3703 
3704 	while (--retries) {
3705 		status = 0;
3706 		if (hmask)
3707 			status = ixgbe_acquire_swfw_sync_X540(hw, hmask);
3708 		if (status)
3709 			return status;
3710 		if (!(mask & IXGBE_GSSR_TOKEN_SM))
3711 			return 0;
3712 
3713 		status = ixgbe_get_phy_token(hw);
3714 		if (!status)
3715 			return 0;
3716 		if (hmask)
3717 			ixgbe_release_swfw_sync_X540(hw, hmask);
3718 		if (status != IXGBE_ERR_TOKEN_RETRY)
3719 			return status;
3720 		msleep(FW_PHY_TOKEN_DELAY);
3721 	}
3722 
3723 	return status;
3724 }
3725 
3726 /**
3727  * ixgbe_release_swfw_sync_x550em_a - Release SWFW semaphore
3728  * @hw: pointer to hardware structure
3729  * @mask: Mask to specify which semaphore to release
3730  *
3731  * Release the SWFW semaphore and puts the shared PHY token as needed
3732  */
3733 static void ixgbe_release_swfw_sync_x550em_a(struct ixgbe_hw *hw, u32 mask)
3734 {
3735 	u32 hmask = mask & ~IXGBE_GSSR_TOKEN_SM;
3736 
3737 	if (mask & IXGBE_GSSR_TOKEN_SM)
3738 		ixgbe_put_phy_token(hw);
3739 
3740 	if (hmask)
3741 		ixgbe_release_swfw_sync_X540(hw, hmask);
3742 }
3743 
3744 /**
3745  * ixgbe_read_phy_reg_x550a - Reads specified PHY register
3746  * @hw: pointer to hardware structure
3747  * @reg_addr: 32 bit address of PHY register to read
3748  * @device_type: 5 bit device type
3749  * @phy_data: Pointer to read data from PHY register
3750  *
3751  * Reads a value from a specified PHY register using the SWFW lock and PHY
3752  * Token. The PHY Token is needed since the MDIO is shared between to MAC
3753  * instances.
3754  */
3755 static s32 ixgbe_read_phy_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
3756 				    u32 device_type, u16 *phy_data)
3757 {
3758 	u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
3759 	s32 status;
3760 
3761 	if (hw->mac.ops.acquire_swfw_sync(hw, mask))
3762 		return IXGBE_ERR_SWFW_SYNC;
3763 
3764 	status = hw->phy.ops.read_reg_mdi(hw, reg_addr, device_type, phy_data);
3765 
3766 	hw->mac.ops.release_swfw_sync(hw, mask);
3767 
3768 	return status;
3769 }
3770 
3771 /**
3772  * ixgbe_write_phy_reg_x550a - Writes specified PHY register
3773  * @hw: pointer to hardware structure
3774  * @reg_addr: 32 bit PHY register to write
3775  * @device_type: 5 bit device type
3776  * @phy_data: Data to write to the PHY register
3777  *
3778  * Writes a value to specified PHY register using the SWFW lock and PHY Token.
3779  * The PHY Token is needed since the MDIO is shared between to MAC instances.
3780  */
3781 static s32 ixgbe_write_phy_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
3782 				     u32 device_type, u16 phy_data)
3783 {
3784 	u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
3785 	s32 status;
3786 
3787 	if (hw->mac.ops.acquire_swfw_sync(hw, mask))
3788 		return IXGBE_ERR_SWFW_SYNC;
3789 
3790 	status = ixgbe_write_phy_reg_mdi(hw, reg_addr, device_type, phy_data);
3791 	hw->mac.ops.release_swfw_sync(hw, mask);
3792 
3793 	return status;
3794 }
3795 
3796 #define X550_COMMON_MAC \
3797 	.init_hw			= &ixgbe_init_hw_generic, \
3798 	.start_hw			= &ixgbe_start_hw_X540, \
3799 	.clear_hw_cntrs			= &ixgbe_clear_hw_cntrs_generic, \
3800 	.enable_rx_dma			= &ixgbe_enable_rx_dma_generic, \
3801 	.get_mac_addr			= &ixgbe_get_mac_addr_generic, \
3802 	.get_device_caps		= &ixgbe_get_device_caps_generic, \
3803 	.stop_adapter			= &ixgbe_stop_adapter_generic, \
3804 	.set_lan_id			= &ixgbe_set_lan_id_multi_port_pcie, \
3805 	.read_analog_reg8		= NULL, \
3806 	.write_analog_reg8		= NULL, \
3807 	.set_rxpba			= &ixgbe_set_rxpba_generic, \
3808 	.check_link			= &ixgbe_check_mac_link_generic, \
3809 	.blink_led_start		= &ixgbe_blink_led_start_X540, \
3810 	.blink_led_stop			= &ixgbe_blink_led_stop_X540, \
3811 	.set_rar			= &ixgbe_set_rar_generic, \
3812 	.clear_rar			= &ixgbe_clear_rar_generic, \
3813 	.set_vmdq			= &ixgbe_set_vmdq_generic, \
3814 	.set_vmdq_san_mac		= &ixgbe_set_vmdq_san_mac_generic, \
3815 	.clear_vmdq			= &ixgbe_clear_vmdq_generic, \
3816 	.init_rx_addrs			= &ixgbe_init_rx_addrs_generic, \
3817 	.update_mc_addr_list		= &ixgbe_update_mc_addr_list_generic, \
3818 	.enable_mc			= &ixgbe_enable_mc_generic, \
3819 	.disable_mc			= &ixgbe_disable_mc_generic, \
3820 	.clear_vfta			= &ixgbe_clear_vfta_generic, \
3821 	.set_vfta			= &ixgbe_set_vfta_generic, \
3822 	.fc_enable			= &ixgbe_fc_enable_generic, \
3823 	.set_fw_drv_ver			= &ixgbe_set_fw_drv_ver_x550, \
3824 	.init_uta_tables		= &ixgbe_init_uta_tables_generic, \
3825 	.set_mac_anti_spoofing		= &ixgbe_set_mac_anti_spoofing, \
3826 	.set_vlan_anti_spoofing		= &ixgbe_set_vlan_anti_spoofing, \
3827 	.set_source_address_pruning	= \
3828 				&ixgbe_set_source_address_pruning_X550, \
3829 	.set_ethertype_anti_spoofing	= \
3830 				&ixgbe_set_ethertype_anti_spoofing_X550, \
3831 	.disable_rx_buff		= &ixgbe_disable_rx_buff_generic, \
3832 	.enable_rx_buff			= &ixgbe_enable_rx_buff_generic, \
3833 	.get_thermal_sensor_data	= NULL, \
3834 	.init_thermal_sensor_thresh	= NULL, \
3835 	.fw_recovery_mode		= &ixgbe_fw_recovery_mode_X550, \
3836 	.enable_rx			= &ixgbe_enable_rx_generic, \
3837 	.disable_rx			= &ixgbe_disable_rx_x550, \
3838 
3839 static const struct ixgbe_mac_operations mac_ops_X550 = {
3840 	X550_COMMON_MAC
3841 	.led_on			= ixgbe_led_on_generic,
3842 	.led_off		= ixgbe_led_off_generic,
3843 	.init_led_link_act	= ixgbe_init_led_link_act_generic,
3844 	.reset_hw		= &ixgbe_reset_hw_X540,
3845 	.get_media_type		= &ixgbe_get_media_type_X540,
3846 	.get_san_mac_addr	= &ixgbe_get_san_mac_addr_generic,
3847 	.get_wwn_prefix		= &ixgbe_get_wwn_prefix_generic,
3848 	.setup_link		= &ixgbe_setup_mac_link_X540,
3849 	.get_link_capabilities	= &ixgbe_get_copper_link_capabilities_generic,
3850 	.get_bus_info		= &ixgbe_get_bus_info_generic,
3851 	.setup_sfp		= NULL,
3852 	.acquire_swfw_sync	= &ixgbe_acquire_swfw_sync_X540,
3853 	.release_swfw_sync	= &ixgbe_release_swfw_sync_X540,
3854 	.init_swfw_sync		= &ixgbe_init_swfw_sync_X540,
3855 	.prot_autoc_read	= prot_autoc_read_generic,
3856 	.prot_autoc_write	= prot_autoc_write_generic,
3857 	.setup_fc		= ixgbe_setup_fc_generic,
3858 	.fc_autoneg		= ixgbe_fc_autoneg,
3859 };
3860 
3861 static const struct ixgbe_mac_operations mac_ops_X550EM_x = {
3862 	X550_COMMON_MAC
3863 	.led_on			= ixgbe_led_on_t_x550em,
3864 	.led_off		= ixgbe_led_off_t_x550em,
3865 	.init_led_link_act	= ixgbe_init_led_link_act_generic,
3866 	.reset_hw		= &ixgbe_reset_hw_X550em,
3867 	.get_media_type		= &ixgbe_get_media_type_X550em,
3868 	.get_san_mac_addr	= NULL,
3869 	.get_wwn_prefix		= NULL,
3870 	.setup_link		= &ixgbe_setup_mac_link_X540,
3871 	.get_link_capabilities	= &ixgbe_get_link_capabilities_X550em,
3872 	.get_bus_info		= &ixgbe_get_bus_info_X550em,
3873 	.setup_sfp		= ixgbe_setup_sfp_modules_X550em,
3874 	.acquire_swfw_sync	= &ixgbe_acquire_swfw_sync_X550em,
3875 	.release_swfw_sync	= &ixgbe_release_swfw_sync_X550em,
3876 	.init_swfw_sync		= &ixgbe_init_swfw_sync_X540,
3877 	.setup_fc		= NULL, /* defined later */
3878 	.fc_autoneg		= ixgbe_fc_autoneg,
3879 	.read_iosf_sb_reg	= ixgbe_read_iosf_sb_reg_x550,
3880 	.write_iosf_sb_reg	= ixgbe_write_iosf_sb_reg_x550,
3881 };
3882 
3883 static const struct ixgbe_mac_operations mac_ops_X550EM_x_fw = {
3884 	X550_COMMON_MAC
3885 	.led_on			= NULL,
3886 	.led_off		= NULL,
3887 	.init_led_link_act	= NULL,
3888 	.reset_hw		= &ixgbe_reset_hw_X550em,
3889 	.get_media_type		= &ixgbe_get_media_type_X550em,
3890 	.get_san_mac_addr	= NULL,
3891 	.get_wwn_prefix		= NULL,
3892 	.setup_link		= &ixgbe_setup_mac_link_X540,
3893 	.get_link_capabilities	= &ixgbe_get_link_capabilities_X550em,
3894 	.get_bus_info		= &ixgbe_get_bus_info_X550em,
3895 	.setup_sfp		= ixgbe_setup_sfp_modules_X550em,
3896 	.acquire_swfw_sync	= &ixgbe_acquire_swfw_sync_X550em,
3897 	.release_swfw_sync	= &ixgbe_release_swfw_sync_X550em,
3898 	.init_swfw_sync		= &ixgbe_init_swfw_sync_X540,
3899 	.setup_fc		= NULL,
3900 	.fc_autoneg		= ixgbe_fc_autoneg,
3901 	.read_iosf_sb_reg	= ixgbe_read_iosf_sb_reg_x550,
3902 	.write_iosf_sb_reg	= ixgbe_write_iosf_sb_reg_x550,
3903 };
3904 
3905 static const struct ixgbe_mac_operations mac_ops_x550em_a = {
3906 	X550_COMMON_MAC
3907 	.led_on			= ixgbe_led_on_t_x550em,
3908 	.led_off		= ixgbe_led_off_t_x550em,
3909 	.init_led_link_act	= ixgbe_init_led_link_act_generic,
3910 	.reset_hw		= ixgbe_reset_hw_X550em,
3911 	.get_media_type		= ixgbe_get_media_type_X550em,
3912 	.get_san_mac_addr	= NULL,
3913 	.get_wwn_prefix		= NULL,
3914 	.setup_link		= &ixgbe_setup_mac_link_X540,
3915 	.get_link_capabilities	= ixgbe_get_link_capabilities_X550em,
3916 	.get_bus_info		= ixgbe_get_bus_info_X550em,
3917 	.setup_sfp		= ixgbe_setup_sfp_modules_X550em,
3918 	.acquire_swfw_sync	= ixgbe_acquire_swfw_sync_x550em_a,
3919 	.release_swfw_sync	= ixgbe_release_swfw_sync_x550em_a,
3920 	.setup_fc		= ixgbe_setup_fc_x550em,
3921 	.fc_autoneg		= ixgbe_fc_autoneg,
3922 	.read_iosf_sb_reg	= ixgbe_read_iosf_sb_reg_x550a,
3923 	.write_iosf_sb_reg	= ixgbe_write_iosf_sb_reg_x550a,
3924 };
3925 
3926 static const struct ixgbe_mac_operations mac_ops_x550em_a_fw = {
3927 	X550_COMMON_MAC
3928 	.led_on			= ixgbe_led_on_generic,
3929 	.led_off		= ixgbe_led_off_generic,
3930 	.init_led_link_act	= ixgbe_init_led_link_act_generic,
3931 	.reset_hw		= ixgbe_reset_hw_X550em,
3932 	.get_media_type		= ixgbe_get_media_type_X550em,
3933 	.get_san_mac_addr	= NULL,
3934 	.get_wwn_prefix		= NULL,
3935 	.setup_link		= NULL, /* defined later */
3936 	.get_link_capabilities	= ixgbe_get_link_capabilities_X550em,
3937 	.get_bus_info		= ixgbe_get_bus_info_X550em,
3938 	.setup_sfp		= ixgbe_setup_sfp_modules_X550em,
3939 	.acquire_swfw_sync	= ixgbe_acquire_swfw_sync_x550em_a,
3940 	.release_swfw_sync	= ixgbe_release_swfw_sync_x550em_a,
3941 	.setup_fc		= ixgbe_setup_fc_x550em,
3942 	.fc_autoneg		= ixgbe_fc_autoneg,
3943 	.read_iosf_sb_reg	= ixgbe_read_iosf_sb_reg_x550a,
3944 	.write_iosf_sb_reg	= ixgbe_write_iosf_sb_reg_x550a,
3945 };
3946 
3947 #define X550_COMMON_EEP \
3948 	.read			= &ixgbe_read_ee_hostif_X550, \
3949 	.read_buffer		= &ixgbe_read_ee_hostif_buffer_X550, \
3950 	.write			= &ixgbe_write_ee_hostif_X550, \
3951 	.write_buffer		= &ixgbe_write_ee_hostif_buffer_X550, \
3952 	.validate_checksum	= &ixgbe_validate_eeprom_checksum_X550, \
3953 	.update_checksum	= &ixgbe_update_eeprom_checksum_X550, \
3954 	.calc_checksum		= &ixgbe_calc_eeprom_checksum_X550, \
3955 
3956 static const struct ixgbe_eeprom_operations eeprom_ops_X550 = {
3957 	X550_COMMON_EEP
3958 	.init_params		= &ixgbe_init_eeprom_params_X550,
3959 };
3960 
3961 static const struct ixgbe_eeprom_operations eeprom_ops_X550EM_x = {
3962 	X550_COMMON_EEP
3963 	.init_params		= &ixgbe_init_eeprom_params_X540,
3964 };
3965 
3966 #define X550_COMMON_PHY	\
3967 	.identify_sfp		= &ixgbe_identify_module_generic, \
3968 	.reset			= NULL, \
3969 	.setup_link_speed	= &ixgbe_setup_phy_link_speed_generic, \
3970 	.read_i2c_byte		= &ixgbe_read_i2c_byte_generic, \
3971 	.write_i2c_byte		= &ixgbe_write_i2c_byte_generic, \
3972 	.read_i2c_sff8472	= &ixgbe_read_i2c_sff8472_generic, \
3973 	.read_i2c_eeprom	= &ixgbe_read_i2c_eeprom_generic, \
3974 	.write_i2c_eeprom	= &ixgbe_write_i2c_eeprom_generic, \
3975 	.setup_link		= &ixgbe_setup_phy_link_generic, \
3976 	.set_phy_power		= NULL,
3977 
3978 static const struct ixgbe_phy_operations phy_ops_X550 = {
3979 	X550_COMMON_PHY
3980 	.check_overtemp		= &ixgbe_tn_check_overtemp,
3981 	.init			= NULL,
3982 	.identify		= &ixgbe_identify_phy_generic,
3983 	.read_reg		= &ixgbe_read_phy_reg_generic,
3984 	.write_reg		= &ixgbe_write_phy_reg_generic,
3985 };
3986 
3987 static const struct ixgbe_phy_operations phy_ops_X550EM_x = {
3988 	X550_COMMON_PHY
3989 	.check_overtemp		= &ixgbe_tn_check_overtemp,
3990 	.init			= &ixgbe_init_phy_ops_X550em,
3991 	.identify		= &ixgbe_identify_phy_x550em,
3992 	.read_reg		= &ixgbe_read_phy_reg_generic,
3993 	.write_reg		= &ixgbe_write_phy_reg_generic,
3994 };
3995 
3996 static const struct ixgbe_phy_operations phy_ops_x550em_x_fw = {
3997 	X550_COMMON_PHY
3998 	.check_overtemp		= NULL,
3999 	.init			= ixgbe_init_phy_ops_X550em,
4000 	.identify		= ixgbe_identify_phy_x550em,
4001 	.read_reg		= NULL,
4002 	.write_reg		= NULL,
4003 	.read_reg_mdi		= NULL,
4004 	.write_reg_mdi		= NULL,
4005 };
4006 
4007 static const struct ixgbe_phy_operations phy_ops_x550em_a = {
4008 	X550_COMMON_PHY
4009 	.check_overtemp		= &ixgbe_tn_check_overtemp,
4010 	.init			= &ixgbe_init_phy_ops_X550em,
4011 	.identify		= &ixgbe_identify_phy_x550em,
4012 	.read_reg		= &ixgbe_read_phy_reg_x550a,
4013 	.write_reg		= &ixgbe_write_phy_reg_x550a,
4014 	.read_reg_mdi		= &ixgbe_read_phy_reg_mdi,
4015 	.write_reg_mdi		= &ixgbe_write_phy_reg_mdi,
4016 };
4017 
4018 static const struct ixgbe_phy_operations phy_ops_x550em_a_fw = {
4019 	X550_COMMON_PHY
4020 	.check_overtemp		= ixgbe_check_overtemp_fw,
4021 	.init			= ixgbe_init_phy_ops_X550em,
4022 	.identify		= ixgbe_identify_phy_fw,
4023 	.read_reg		= NULL,
4024 	.write_reg		= NULL,
4025 	.read_reg_mdi		= NULL,
4026 	.write_reg_mdi		= NULL,
4027 };
4028 
4029 static const struct ixgbe_link_operations link_ops_x550em_x = {
4030 	.read_link		= &ixgbe_read_i2c_combined_generic,
4031 	.read_link_unlocked	= &ixgbe_read_i2c_combined_generic_unlocked,
4032 	.write_link		= &ixgbe_write_i2c_combined_generic,
4033 	.write_link_unlocked	= &ixgbe_write_i2c_combined_generic_unlocked,
4034 };
4035 
4036 static const u32 ixgbe_mvals_X550[IXGBE_MVALS_IDX_LIMIT] = {
4037 	IXGBE_MVALS_INIT(X550)
4038 };
4039 
4040 static const u32 ixgbe_mvals_X550EM_x[IXGBE_MVALS_IDX_LIMIT] = {
4041 	IXGBE_MVALS_INIT(X550EM_x)
4042 };
4043 
4044 static const u32 ixgbe_mvals_x550em_a[IXGBE_MVALS_IDX_LIMIT] = {
4045 	IXGBE_MVALS_INIT(X550EM_a)
4046 };
4047 
4048 const struct ixgbe_info ixgbe_X550_info = {
4049 	.mac			= ixgbe_mac_X550,
4050 	.get_invariants		= &ixgbe_get_invariants_X540,
4051 	.mac_ops		= &mac_ops_X550,
4052 	.eeprom_ops		= &eeprom_ops_X550,
4053 	.phy_ops		= &phy_ops_X550,
4054 	.mbx_ops		= &mbx_ops_generic,
4055 	.mvals			= ixgbe_mvals_X550,
4056 };
4057 
4058 const struct ixgbe_info ixgbe_X550EM_x_info = {
4059 	.mac			= ixgbe_mac_X550EM_x,
4060 	.get_invariants		= &ixgbe_get_invariants_X550_x,
4061 	.mac_ops		= &mac_ops_X550EM_x,
4062 	.eeprom_ops		= &eeprom_ops_X550EM_x,
4063 	.phy_ops		= &phy_ops_X550EM_x,
4064 	.mbx_ops		= &mbx_ops_generic,
4065 	.mvals			= ixgbe_mvals_X550EM_x,
4066 	.link_ops		= &link_ops_x550em_x,
4067 };
4068 
4069 const struct ixgbe_info ixgbe_x550em_x_fw_info = {
4070 	.mac			= ixgbe_mac_X550EM_x,
4071 	.get_invariants		= ixgbe_get_invariants_X550_x_fw,
4072 	.mac_ops		= &mac_ops_X550EM_x_fw,
4073 	.eeprom_ops		= &eeprom_ops_X550EM_x,
4074 	.phy_ops		= &phy_ops_x550em_x_fw,
4075 	.mbx_ops		= &mbx_ops_generic,
4076 	.mvals			= ixgbe_mvals_X550EM_x,
4077 };
4078 
4079 const struct ixgbe_info ixgbe_x550em_a_info = {
4080 	.mac			= ixgbe_mac_x550em_a,
4081 	.get_invariants		= &ixgbe_get_invariants_X550_a,
4082 	.mac_ops		= &mac_ops_x550em_a,
4083 	.eeprom_ops		= &eeprom_ops_X550EM_x,
4084 	.phy_ops		= &phy_ops_x550em_a,
4085 	.mbx_ops		= &mbx_ops_generic,
4086 	.mvals			= ixgbe_mvals_x550em_a,
4087 };
4088 
4089 const struct ixgbe_info ixgbe_x550em_a_fw_info = {
4090 	.mac			= ixgbe_mac_x550em_a,
4091 	.get_invariants		= ixgbe_get_invariants_X550_a_fw,
4092 	.mac_ops		= &mac_ops_x550em_a_fw,
4093 	.eeprom_ops		= &eeprom_ops_X550EM_x,
4094 	.phy_ops		= &phy_ops_x550em_a_fw,
4095 	.mbx_ops		= &mbx_ops_generic,
4096 	.mvals			= ixgbe_mvals_x550em_a,
4097 };
4098