1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* Copyright (c) 2018, Intel Corporation. */ 3 4 #ifndef _ICE_H_ 5 #define _ICE_H_ 6 7 #include <linux/types.h> 8 #include <linux/errno.h> 9 #include <linux/kernel.h> 10 #include <linux/module.h> 11 #include <linux/firmware.h> 12 #include <linux/netdevice.h> 13 #include <linux/compiler.h> 14 #include <linux/etherdevice.h> 15 #include <linux/skbuff.h> 16 #include <linux/cpumask.h> 17 #include <linux/rtnetlink.h> 18 #include <linux/if_vlan.h> 19 #include <linux/dma-mapping.h> 20 #include <linux/pci.h> 21 #include <linux/workqueue.h> 22 #include <linux/wait.h> 23 #include <linux/aer.h> 24 #include <linux/interrupt.h> 25 #include <linux/ethtool.h> 26 #include <linux/timer.h> 27 #include <linux/delay.h> 28 #include <linux/bitmap.h> 29 #include <linux/log2.h> 30 #include <linux/ip.h> 31 #include <linux/sctp.h> 32 #include <linux/ipv6.h> 33 #include <linux/pkt_sched.h> 34 #include <linux/if_bridge.h> 35 #include <linux/ctype.h> 36 #include <linux/bpf.h> 37 #include <linux/avf/virtchnl.h> 38 #include <linux/cpu_rmap.h> 39 #include <net/devlink.h> 40 #include <net/ipv6.h> 41 #include <net/xdp_sock.h> 42 #include <net/xdp_sock_drv.h> 43 #include <net/geneve.h> 44 #include <net/gre.h> 45 #include <net/udp_tunnel.h> 46 #include <net/vxlan.h> 47 #include "ice_devids.h" 48 #include "ice_type.h" 49 #include "ice_txrx.h" 50 #include "ice_dcb.h" 51 #include "ice_switch.h" 52 #include "ice_common.h" 53 #include "ice_sched.h" 54 #include "ice_virtchnl_pf.h" 55 #include "ice_sriov.h" 56 #include "ice_fdir.h" 57 #include "ice_xsk.h" 58 #include "ice_arfs.h" 59 #include "ice_lag.h" 60 61 #define ICE_BAR0 0 62 #define ICE_REQ_DESC_MULTIPLE 32 63 #define ICE_MIN_NUM_DESC 64 64 #define ICE_MAX_NUM_DESC 8160 65 #define ICE_DFLT_MIN_RX_DESC 512 66 #define ICE_DFLT_NUM_TX_DESC 256 67 #define ICE_DFLT_NUM_RX_DESC 2048 68 69 #define ICE_DFLT_TRAFFIC_CLASS BIT(0) 70 #define ICE_INT_NAME_STR_LEN (IFNAMSIZ + 16) 71 #define ICE_AQ_LEN 64 72 #define ICE_MBXSQ_LEN 64 73 #define ICE_MIN_LAN_TXRX_MSIX 1 74 #define ICE_MIN_LAN_OICR_MSIX 1 75 #define ICE_MIN_MSIX (ICE_MIN_LAN_TXRX_MSIX + ICE_MIN_LAN_OICR_MSIX) 76 #define ICE_FDIR_MSIX 1 77 #define ICE_NO_VSI 0xffff 78 #define ICE_VSI_MAP_CONTIG 0 79 #define ICE_VSI_MAP_SCATTER 1 80 #define ICE_MAX_SCATTER_TXQS 16 81 #define ICE_MAX_SCATTER_RXQS 16 82 #define ICE_Q_WAIT_RETRY_LIMIT 10 83 #define ICE_Q_WAIT_MAX_RETRY (5 * ICE_Q_WAIT_RETRY_LIMIT) 84 #define ICE_MAX_LG_RSS_QS 256 85 #define ICE_RES_VALID_BIT 0x8000 86 #define ICE_RES_MISC_VEC_ID (ICE_RES_VALID_BIT - 1) 87 #define ICE_INVAL_Q_INDEX 0xffff 88 #define ICE_INVAL_VFID 256 89 90 #define ICE_MAX_RESET_WAIT 20 91 92 #define ICE_VSIQF_HKEY_ARRAY_SIZE ((VSIQF_HKEY_MAX_INDEX + 1) * 4) 93 94 #define ICE_DFLT_NETIF_M (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK) 95 96 #define ICE_MAX_MTU (ICE_AQ_SET_MAC_FRAME_SIZE_MAX - ICE_ETH_PKT_HDR_PAD) 97 98 #define ICE_UP_TABLE_TRANSLATE(val, i) \ 99 (((val) << ICE_AQ_VSI_UP_TABLE_UP##i##_S) & \ 100 ICE_AQ_VSI_UP_TABLE_UP##i##_M) 101 102 #define ICE_TX_DESC(R, i) (&(((struct ice_tx_desc *)((R)->desc))[i])) 103 #define ICE_RX_DESC(R, i) (&(((union ice_32b_rx_flex_desc *)((R)->desc))[i])) 104 #define ICE_TX_CTX_DESC(R, i) (&(((struct ice_tx_ctx_desc *)((R)->desc))[i])) 105 #define ICE_TX_FDIRDESC(R, i) (&(((struct ice_fltr_desc *)((R)->desc))[i])) 106 107 /* Macro for each VSI in a PF */ 108 #define ice_for_each_vsi(pf, i) \ 109 for ((i) = 0; (i) < (pf)->num_alloc_vsi; (i)++) 110 111 /* Macros for each Tx/Rx ring in a VSI */ 112 #define ice_for_each_txq(vsi, i) \ 113 for ((i) = 0; (i) < (vsi)->num_txq; (i)++) 114 115 #define ice_for_each_rxq(vsi, i) \ 116 for ((i) = 0; (i) < (vsi)->num_rxq; (i)++) 117 118 /* Macros for each allocated Tx/Rx ring whether used or not in a VSI */ 119 #define ice_for_each_alloc_txq(vsi, i) \ 120 for ((i) = 0; (i) < (vsi)->alloc_txq; (i)++) 121 122 #define ice_for_each_alloc_rxq(vsi, i) \ 123 for ((i) = 0; (i) < (vsi)->alloc_rxq; (i)++) 124 125 #define ice_for_each_q_vector(vsi, i) \ 126 for ((i) = 0; (i) < (vsi)->num_q_vectors; (i)++) 127 128 #define ICE_UCAST_PROMISC_BITS (ICE_PROMISC_UCAST_TX | ICE_PROMISC_MCAST_TX | \ 129 ICE_PROMISC_UCAST_RX | ICE_PROMISC_MCAST_RX) 130 131 #define ICE_UCAST_VLAN_PROMISC_BITS (ICE_PROMISC_UCAST_TX | \ 132 ICE_PROMISC_MCAST_TX | \ 133 ICE_PROMISC_UCAST_RX | \ 134 ICE_PROMISC_MCAST_RX | \ 135 ICE_PROMISC_VLAN_TX | \ 136 ICE_PROMISC_VLAN_RX) 137 138 #define ICE_MCAST_PROMISC_BITS (ICE_PROMISC_MCAST_TX | ICE_PROMISC_MCAST_RX) 139 140 #define ICE_MCAST_VLAN_PROMISC_BITS (ICE_PROMISC_MCAST_TX | \ 141 ICE_PROMISC_MCAST_RX | \ 142 ICE_PROMISC_VLAN_TX | \ 143 ICE_PROMISC_VLAN_RX) 144 145 #define ice_pf_to_dev(pf) (&((pf)->pdev->dev)) 146 147 struct ice_txq_meta { 148 u32 q_teid; /* Tx-scheduler element identifier */ 149 u16 q_id; /* Entry in VSI's txq_map bitmap */ 150 u16 q_handle; /* Relative index of Tx queue within TC */ 151 u16 vsi_idx; /* VSI index that Tx queue belongs to */ 152 u8 tc; /* TC number that Tx queue belongs to */ 153 }; 154 155 struct ice_tc_info { 156 u16 qoffset; 157 u16 qcount_tx; 158 u16 qcount_rx; 159 u8 netdev_tc; 160 }; 161 162 struct ice_tc_cfg { 163 u8 numtc; /* Total number of enabled TCs */ 164 u8 ena_tc; /* Tx map */ 165 struct ice_tc_info tc_info[ICE_MAX_TRAFFIC_CLASS]; 166 }; 167 168 struct ice_res_tracker { 169 u16 num_entries; 170 u16 end; 171 u16 list[]; 172 }; 173 174 struct ice_qs_cfg { 175 struct mutex *qs_mutex; /* will be assigned to &pf->avail_q_mutex */ 176 unsigned long *pf_map; 177 unsigned long pf_map_size; 178 unsigned int q_count; 179 unsigned int scatter_count; 180 u16 *vsi_map; 181 u16 vsi_map_offset; 182 u8 mapping_mode; 183 }; 184 185 struct ice_sw { 186 struct ice_pf *pf; 187 u16 sw_id; /* switch ID for this switch */ 188 u16 bridge_mode; /* VEB/VEPA/Port Virtualizer */ 189 struct ice_vsi *dflt_vsi; /* default VSI for this switch */ 190 u8 dflt_vsi_ena:1; /* true if above dflt_vsi is enabled */ 191 }; 192 193 enum ice_state { 194 __ICE_TESTING, 195 __ICE_DOWN, 196 __ICE_NEEDS_RESTART, 197 __ICE_PREPARED_FOR_RESET, /* set by driver when prepared */ 198 __ICE_RESET_OICR_RECV, /* set by driver after rcv reset OICR */ 199 __ICE_DCBNL_DEVRESET, /* set by dcbnl devreset */ 200 __ICE_PFR_REQ, /* set by driver and peers */ 201 __ICE_CORER_REQ, /* set by driver and peers */ 202 __ICE_GLOBR_REQ, /* set by driver and peers */ 203 __ICE_CORER_RECV, /* set by OICR handler */ 204 __ICE_GLOBR_RECV, /* set by OICR handler */ 205 __ICE_EMPR_RECV, /* set by OICR handler */ 206 __ICE_SUSPENDED, /* set on module remove path */ 207 __ICE_RESET_FAILED, /* set by reset/rebuild */ 208 /* When checking for the PF to be in a nominal operating state, the 209 * bits that are grouped at the beginning of the list need to be 210 * checked. Bits occurring before __ICE_STATE_NOMINAL_CHECK_BITS will 211 * be checked. If you need to add a bit into consideration for nominal 212 * operating state, it must be added before 213 * __ICE_STATE_NOMINAL_CHECK_BITS. Do not move this entry's position 214 * without appropriate consideration. 215 */ 216 __ICE_STATE_NOMINAL_CHECK_BITS, 217 __ICE_ADMINQ_EVENT_PENDING, 218 __ICE_MAILBOXQ_EVENT_PENDING, 219 __ICE_MDD_EVENT_PENDING, 220 __ICE_VFLR_EVENT_PENDING, 221 __ICE_FLTR_OVERFLOW_PROMISC, 222 __ICE_VF_DIS, 223 __ICE_CFG_BUSY, 224 __ICE_SERVICE_SCHED, 225 __ICE_SERVICE_DIS, 226 __ICE_FD_FLUSH_REQ, 227 __ICE_OICR_INTR_DIS, /* Global OICR interrupt disabled */ 228 __ICE_MDD_VF_PRINT_PENDING, /* set when MDD event handle */ 229 __ICE_VF_RESETS_DISABLED, /* disable resets during ice_remove */ 230 __ICE_LINK_DEFAULT_OVERRIDE_PENDING, 231 __ICE_PHY_INIT_COMPLETE, 232 __ICE_STATE_NBITS /* must be last */ 233 }; 234 235 enum ice_vsi_flags { 236 ICE_VSI_FLAG_UMAC_FLTR_CHANGED, 237 ICE_VSI_FLAG_MMAC_FLTR_CHANGED, 238 ICE_VSI_FLAG_VLAN_FLTR_CHANGED, 239 ICE_VSI_FLAG_PROMISC_CHANGED, 240 ICE_VSI_FLAG_NBITS /* must be last */ 241 }; 242 243 /* struct that defines a VSI, associated with a dev */ 244 struct ice_vsi { 245 struct net_device *netdev; 246 struct ice_sw *vsw; /* switch this VSI is on */ 247 struct ice_pf *back; /* back pointer to PF */ 248 struct ice_port_info *port_info; /* back pointer to port_info */ 249 struct ice_ring **rx_rings; /* Rx ring array */ 250 struct ice_ring **tx_rings; /* Tx ring array */ 251 struct ice_q_vector **q_vectors; /* q_vector array */ 252 253 irqreturn_t (*irq_handler)(int irq, void *data); 254 255 u64 tx_linearize; 256 DECLARE_BITMAP(state, __ICE_STATE_NBITS); 257 DECLARE_BITMAP(flags, ICE_VSI_FLAG_NBITS); 258 unsigned int current_netdev_flags; 259 u32 tx_restart; 260 u32 tx_busy; 261 u32 rx_buf_failed; 262 u32 rx_page_failed; 263 u32 rx_gro_dropped; 264 u16 num_q_vectors; 265 u16 base_vector; /* IRQ base for OS reserved vectors */ 266 enum ice_vsi_type type; 267 u16 vsi_num; /* HW (absolute) index of this VSI */ 268 u16 idx; /* software index in pf->vsi[] */ 269 270 s16 vf_id; /* VF ID for SR-IOV VSIs */ 271 272 u16 ethtype; /* Ethernet protocol for pause frame */ 273 u16 num_gfltr; 274 u16 num_bfltr; 275 276 /* RSS config */ 277 u16 rss_table_size; /* HW RSS table size */ 278 u16 rss_size; /* Allocated RSS queues */ 279 u8 *rss_hkey_user; /* User configured hash keys */ 280 u8 *rss_lut_user; /* User configured lookup table entries */ 281 u8 rss_lut_type; /* used to configure Get/Set RSS LUT AQ call */ 282 283 /* aRFS members only allocated for the PF VSI */ 284 #define ICE_MAX_ARFS_LIST 1024 285 #define ICE_ARFS_LST_MASK (ICE_MAX_ARFS_LIST - 1) 286 struct hlist_head *arfs_fltr_list; 287 struct ice_arfs_active_fltr_cntrs *arfs_fltr_cntrs; 288 spinlock_t arfs_lock; /* protects aRFS hash table and filter state */ 289 atomic_t *arfs_last_fltr_id; 290 291 /* devlink port data */ 292 struct devlink_port devlink_port; 293 bool devlink_port_registered; 294 295 u16 max_frame; 296 u16 rx_buf_len; 297 298 struct ice_aqc_vsi_props info; /* VSI properties */ 299 300 /* VSI stats */ 301 struct rtnl_link_stats64 net_stats; 302 struct ice_eth_stats eth_stats; 303 struct ice_eth_stats eth_stats_prev; 304 305 struct list_head tmp_sync_list; /* MAC filters to be synced */ 306 struct list_head tmp_unsync_list; /* MAC filters to be unsynced */ 307 308 u8 irqs_ready:1; 309 u8 current_isup:1; /* Sync 'link up' logging */ 310 u8 stat_offsets_loaded:1; 311 u16 num_vlan; 312 313 /* queue information */ 314 u8 tx_mapping_mode; /* ICE_MAP_MODE_[CONTIG|SCATTER] */ 315 u8 rx_mapping_mode; /* ICE_MAP_MODE_[CONTIG|SCATTER] */ 316 u16 *txq_map; /* index in pf->avail_txqs */ 317 u16 *rxq_map; /* index in pf->avail_rxqs */ 318 u16 alloc_txq; /* Allocated Tx queues */ 319 u16 num_txq; /* Used Tx queues */ 320 u16 alloc_rxq; /* Allocated Rx queues */ 321 u16 num_rxq; /* Used Rx queues */ 322 u16 req_txq; /* User requested Tx queues */ 323 u16 req_rxq; /* User requested Rx queues */ 324 u16 num_rx_desc; 325 u16 num_tx_desc; 326 struct ice_tc_cfg tc_cfg; 327 struct bpf_prog *xdp_prog; 328 struct ice_ring **xdp_rings; /* XDP ring array */ 329 u16 num_xdp_txq; /* Used XDP queues */ 330 u8 xdp_mapping_mode; /* ICE_MAP_MODE_[CONTIG|SCATTER] */ 331 332 /* setup back reference, to which aggregator node this VSI 333 * corresponds to 334 */ 335 struct ice_agg_node *agg_node; 336 } ____cacheline_internodealigned_in_smp; 337 338 /* struct that defines an interrupt vector */ 339 struct ice_q_vector { 340 struct ice_vsi *vsi; 341 342 u16 v_idx; /* index in the vsi->q_vector array. */ 343 u16 reg_idx; 344 u8 num_ring_rx; /* total number of Rx rings in vector */ 345 u8 num_ring_tx; /* total number of Tx rings in vector */ 346 u8 itr_countdown; /* when 0 should adjust adaptive ITR */ 347 /* in usecs, need to use ice_intrl_to_usecs_reg() before writing this 348 * value to the device 349 */ 350 u8 intrl; 351 352 struct napi_struct napi; 353 354 struct ice_ring_container rx; 355 struct ice_ring_container tx; 356 357 cpumask_t affinity_mask; 358 struct irq_affinity_notify affinity_notify; 359 360 char name[ICE_INT_NAME_STR_LEN]; 361 } ____cacheline_internodealigned_in_smp; 362 363 enum ice_pf_flags { 364 ICE_FLAG_FLTR_SYNC, 365 ICE_FLAG_RSS_ENA, 366 ICE_FLAG_SRIOV_ENA, 367 ICE_FLAG_SRIOV_CAPABLE, 368 ICE_FLAG_DCB_CAPABLE, 369 ICE_FLAG_DCB_ENA, 370 ICE_FLAG_FD_ENA, 371 ICE_FLAG_ADV_FEATURES, 372 ICE_FLAG_LINK_DOWN_ON_CLOSE_ENA, 373 ICE_FLAG_TOTAL_PORT_SHUTDOWN_ENA, 374 ICE_FLAG_NO_MEDIA, 375 ICE_FLAG_FW_LLDP_AGENT, 376 ICE_FLAG_ETHTOOL_CTXT, /* set when ethtool holds RTNL lock */ 377 ICE_FLAG_LEGACY_RX, 378 ICE_FLAG_VF_TRUE_PROMISC_ENA, 379 ICE_FLAG_MDD_AUTO_RESET_VF, 380 ICE_FLAG_LINK_LENIENT_MODE_ENA, 381 ICE_PF_FLAGS_NBITS /* must be last */ 382 }; 383 384 struct ice_agg_node { 385 u32 agg_id; 386 #define ICE_MAX_VSIS_IN_AGG_NODE 64 387 u32 num_vsis; 388 u8 valid; 389 }; 390 391 struct ice_pf { 392 struct pci_dev *pdev; 393 394 struct devlink_region *nvm_region; 395 struct devlink_region *devcaps_region; 396 397 /* OS reserved IRQ details */ 398 struct msix_entry *msix_entries; 399 struct ice_res_tracker *irq_tracker; 400 /* First MSIX vector used by SR-IOV VFs. Calculated by subtracting the 401 * number of MSIX vectors needed for all SR-IOV VFs from the number of 402 * MSIX vectors allowed on this PF. 403 */ 404 u16 sriov_base_vector; 405 406 u16 ctrl_vsi_idx; /* control VSI index in pf->vsi array */ 407 408 struct ice_vsi **vsi; /* VSIs created by the driver */ 409 struct ice_sw *first_sw; /* first switch created by firmware */ 410 /* Virtchnl/SR-IOV config info */ 411 struct ice_vf *vf; 412 u16 num_alloc_vfs; /* actual number of VFs allocated */ 413 u16 num_vfs_supported; /* num VFs supported for this PF */ 414 u16 num_qps_per_vf; 415 u16 num_msix_per_vf; 416 /* used to ratelimit the MDD event logging */ 417 unsigned long last_printed_mdd_jiffies; 418 DECLARE_BITMAP(state, __ICE_STATE_NBITS); 419 DECLARE_BITMAP(flags, ICE_PF_FLAGS_NBITS); 420 unsigned long *avail_txqs; /* bitmap to track PF Tx queue usage */ 421 unsigned long *avail_rxqs; /* bitmap to track PF Rx queue usage */ 422 unsigned long serv_tmr_period; 423 unsigned long serv_tmr_prev; 424 struct timer_list serv_tmr; 425 struct work_struct serv_task; 426 struct mutex avail_q_mutex; /* protects access to avail_[rx|tx]qs */ 427 struct mutex sw_mutex; /* lock for protecting VSI alloc flow */ 428 struct mutex tc_mutex; /* lock to protect TC changes */ 429 u32 msg_enable; 430 431 /* spinlock to protect the AdminQ wait list */ 432 spinlock_t aq_wait_lock; 433 struct hlist_head aq_wait_list; 434 wait_queue_head_t aq_wait_queue; 435 436 u32 hw_csum_rx_error; 437 u16 oicr_idx; /* Other interrupt cause MSIX vector index */ 438 u16 num_avail_sw_msix; /* remaining MSIX SW vectors left unclaimed */ 439 u16 max_pf_txqs; /* Total Tx queues PF wide */ 440 u16 max_pf_rxqs; /* Total Rx queues PF wide */ 441 u16 num_lan_msix; /* Total MSIX vectors for base driver */ 442 u16 num_lan_tx; /* num LAN Tx queues setup */ 443 u16 num_lan_rx; /* num LAN Rx queues setup */ 444 u16 next_vsi; /* Next free slot in pf->vsi[] - 0-based! */ 445 u16 num_alloc_vsi; 446 u16 corer_count; /* Core reset count */ 447 u16 globr_count; /* Global reset count */ 448 u16 empr_count; /* EMP reset count */ 449 u16 pfr_count; /* PF reset count */ 450 451 u8 wol_ena : 1; /* software state of WoL */ 452 u32 wakeup_reason; /* last wakeup reason */ 453 struct ice_hw_port_stats stats; 454 struct ice_hw_port_stats stats_prev; 455 struct ice_hw hw; 456 u8 stat_prev_loaded:1; /* has previous stats been loaded */ 457 u16 dcbx_cap; 458 u32 tx_timeout_count; 459 unsigned long tx_timeout_last_recovery; 460 u32 tx_timeout_recovery_level; 461 char int_name[ICE_INT_NAME_STR_LEN]; 462 u32 sw_int_count; 463 464 __le64 nvm_phy_type_lo; /* NVM PHY type low */ 465 __le64 nvm_phy_type_hi; /* NVM PHY type high */ 466 struct ice_link_default_override_tlv link_dflt_override; 467 struct ice_lag *lag; /* Link Aggregation information */ 468 469 #define ICE_INVALID_AGG_NODE_ID 0 470 #define ICE_PF_AGG_NODE_ID_START 1 471 #define ICE_MAX_PF_AGG_NODES 32 472 struct ice_agg_node pf_agg_node[ICE_MAX_PF_AGG_NODES]; 473 #define ICE_VF_AGG_NODE_ID_START 65 474 #define ICE_MAX_VF_AGG_NODES 32 475 struct ice_agg_node vf_agg_node[ICE_MAX_VF_AGG_NODES]; 476 }; 477 478 struct ice_netdev_priv { 479 struct ice_vsi *vsi; 480 }; 481 482 /** 483 * ice_irq_dynamic_ena - Enable default interrupt generation settings 484 * @hw: pointer to HW struct 485 * @vsi: pointer to VSI struct, can be NULL 486 * @q_vector: pointer to q_vector, can be NULL 487 */ 488 static inline void 489 ice_irq_dynamic_ena(struct ice_hw *hw, struct ice_vsi *vsi, 490 struct ice_q_vector *q_vector) 491 { 492 u32 vector = (vsi && q_vector) ? q_vector->reg_idx : 493 ((struct ice_pf *)hw->back)->oicr_idx; 494 int itr = ICE_ITR_NONE; 495 u32 val; 496 497 /* clear the PBA here, as this function is meant to clean out all 498 * previous interrupts and enable the interrupt 499 */ 500 val = GLINT_DYN_CTL_INTENA_M | GLINT_DYN_CTL_CLEARPBA_M | 501 (itr << GLINT_DYN_CTL_ITR_INDX_S); 502 if (vsi) 503 if (test_bit(__ICE_DOWN, vsi->state)) 504 return; 505 wr32(hw, GLINT_DYN_CTL(vector), val); 506 } 507 508 /** 509 * ice_netdev_to_pf - Retrieve the PF struct associated with a netdev 510 * @netdev: pointer to the netdev struct 511 */ 512 static inline struct ice_pf *ice_netdev_to_pf(struct net_device *netdev) 513 { 514 struct ice_netdev_priv *np = netdev_priv(netdev); 515 516 return np->vsi->back; 517 } 518 519 static inline bool ice_is_xdp_ena_vsi(struct ice_vsi *vsi) 520 { 521 return !!vsi->xdp_prog; 522 } 523 524 static inline void ice_set_ring_xdp(struct ice_ring *ring) 525 { 526 ring->flags |= ICE_TX_FLAGS_RING_XDP; 527 } 528 529 /** 530 * ice_xsk_pool - get XSK buffer pool bound to a ring 531 * @ring: ring to use 532 * 533 * Returns a pointer to xdp_umem structure if there is a buffer pool present, 534 * NULL otherwise. 535 */ 536 static inline struct xsk_buff_pool *ice_xsk_pool(struct ice_ring *ring) 537 { 538 u16 qid = ring->q_index; 539 540 if (ice_ring_is_xdp(ring)) 541 qid -= ring->vsi->num_xdp_txq; 542 543 if (!ice_is_xdp_ena_vsi(ring->vsi)) 544 return NULL; 545 546 return xsk_get_pool_from_qid(ring->vsi->netdev, qid); 547 } 548 549 /** 550 * ice_get_main_vsi - Get the PF VSI 551 * @pf: PF instance 552 * 553 * returns pf->vsi[0], which by definition is the PF VSI 554 */ 555 static inline struct ice_vsi *ice_get_main_vsi(struct ice_pf *pf) 556 { 557 if (pf->vsi) 558 return pf->vsi[0]; 559 560 return NULL; 561 } 562 563 /** 564 * ice_get_ctrl_vsi - Get the control VSI 565 * @pf: PF instance 566 */ 567 static inline struct ice_vsi *ice_get_ctrl_vsi(struct ice_pf *pf) 568 { 569 /* if pf->ctrl_vsi_idx is ICE_NO_VSI, control VSI was not set up */ 570 if (!pf->vsi || pf->ctrl_vsi_idx == ICE_NO_VSI) 571 return NULL; 572 573 return pf->vsi[pf->ctrl_vsi_idx]; 574 } 575 576 /** 577 * ice_set_sriov_cap - enable SRIOV in PF flags 578 * @pf: PF struct 579 */ 580 static inline void ice_set_sriov_cap(struct ice_pf *pf) 581 { 582 if (pf->hw.func_caps.common_cap.sr_iov_1_1) 583 set_bit(ICE_FLAG_SRIOV_CAPABLE, pf->flags); 584 } 585 586 /** 587 * ice_clear_sriov_cap - disable SRIOV in PF flags 588 * @pf: PF struct 589 */ 590 static inline void ice_clear_sriov_cap(struct ice_pf *pf) 591 { 592 clear_bit(ICE_FLAG_SRIOV_CAPABLE, pf->flags); 593 } 594 595 #define ICE_FD_STAT_CTR_BLOCK_COUNT 256 596 #define ICE_FD_STAT_PF_IDX(base_idx) \ 597 ((base_idx) * ICE_FD_STAT_CTR_BLOCK_COUNT) 598 #define ICE_FD_SB_STAT_IDX(base_idx) ICE_FD_STAT_PF_IDX(base_idx) 599 600 bool netif_is_ice(struct net_device *dev); 601 int ice_vsi_setup_tx_rings(struct ice_vsi *vsi); 602 int ice_vsi_setup_rx_rings(struct ice_vsi *vsi); 603 int ice_vsi_open_ctrl(struct ice_vsi *vsi); 604 void ice_set_ethtool_ops(struct net_device *netdev); 605 void ice_set_ethtool_safe_mode_ops(struct net_device *netdev); 606 u16 ice_get_avail_txq_count(struct ice_pf *pf); 607 u16 ice_get_avail_rxq_count(struct ice_pf *pf); 608 int ice_vsi_recfg_qs(struct ice_vsi *vsi, int new_rx, int new_tx); 609 void ice_update_vsi_stats(struct ice_vsi *vsi); 610 void ice_update_pf_stats(struct ice_pf *pf); 611 int ice_up(struct ice_vsi *vsi); 612 int ice_down(struct ice_vsi *vsi); 613 int ice_vsi_cfg(struct ice_vsi *vsi); 614 struct ice_vsi *ice_lb_vsi_setup(struct ice_pf *pf, struct ice_port_info *pi); 615 int ice_prepare_xdp_rings(struct ice_vsi *vsi, struct bpf_prog *prog); 616 int ice_destroy_xdp_rings(struct ice_vsi *vsi); 617 int 618 ice_xdp_xmit(struct net_device *dev, int n, struct xdp_frame **frames, 619 u32 flags); 620 int ice_set_rss(struct ice_vsi *vsi, u8 *seed, u8 *lut, u16 lut_size); 621 int ice_get_rss(struct ice_vsi *vsi, u8 *seed, u8 *lut, u16 lut_size); 622 void ice_fill_rss_lut(u8 *lut, u16 rss_table_size, u16 rss_size); 623 int ice_schedule_reset(struct ice_pf *pf, enum ice_reset_req reset); 624 void ice_print_link_msg(struct ice_vsi *vsi, bool isup); 625 const char *ice_stat_str(enum ice_status stat_err); 626 const char *ice_aq_str(enum ice_aq_err aq_err); 627 bool ice_is_wol_supported(struct ice_pf *pf); 628 int 629 ice_fdir_write_fltr(struct ice_pf *pf, struct ice_fdir_fltr *input, bool add, 630 bool is_tun); 631 void ice_vsi_manage_fdir(struct ice_vsi *vsi, bool ena); 632 int ice_add_fdir_ethtool(struct ice_vsi *vsi, struct ethtool_rxnfc *cmd); 633 int ice_del_fdir_ethtool(struct ice_vsi *vsi, struct ethtool_rxnfc *cmd); 634 int ice_get_ethtool_fdir_entry(struct ice_hw *hw, struct ethtool_rxnfc *cmd); 635 int 636 ice_get_fdir_fltr_ids(struct ice_hw *hw, struct ethtool_rxnfc *cmd, 637 u32 *rule_locs); 638 void ice_fdir_release_flows(struct ice_hw *hw); 639 void ice_fdir_replay_flows(struct ice_hw *hw); 640 void ice_fdir_replay_fltrs(struct ice_pf *pf); 641 int ice_fdir_create_dflt_rules(struct ice_pf *pf); 642 int ice_aq_wait_for_event(struct ice_pf *pf, u16 opcode, unsigned long timeout, 643 struct ice_rq_event_info *event); 644 int ice_open(struct net_device *netdev); 645 int ice_stop(struct net_device *netdev); 646 void ice_service_task_schedule(struct ice_pf *pf); 647 648 #endif /* _ICE_H_ */ 649