1f7917c00SJeff Kirsher /* 2f7917c00SJeff Kirsher * This file is part of the Chelsio T4 Ethernet driver for Linux. 3f7917c00SJeff Kirsher * 4ce100b8bSAnish Bhatt * Copyright (c) 2003-2014 Chelsio Communications, Inc. All rights reserved. 5f7917c00SJeff Kirsher * 6f7917c00SJeff Kirsher * This software is available to you under a choice of one of two 7f7917c00SJeff Kirsher * licenses. You may choose to be licensed under the terms of the GNU 8f7917c00SJeff Kirsher * General Public License (GPL) Version 2, available from the file 9f7917c00SJeff Kirsher * COPYING in the main directory of this source tree, or the 10f7917c00SJeff Kirsher * OpenIB.org BSD license below: 11f7917c00SJeff Kirsher * 12f7917c00SJeff Kirsher * Redistribution and use in source and binary forms, with or 13f7917c00SJeff Kirsher * without modification, are permitted provided that the following 14f7917c00SJeff Kirsher * conditions are met: 15f7917c00SJeff Kirsher * 16f7917c00SJeff Kirsher * - Redistributions of source code must retain the above 17f7917c00SJeff Kirsher * copyright notice, this list of conditions and the following 18f7917c00SJeff Kirsher * disclaimer. 19f7917c00SJeff Kirsher * 20f7917c00SJeff Kirsher * - Redistributions in binary form must reproduce the above 21f7917c00SJeff Kirsher * copyright notice, this list of conditions and the following 22f7917c00SJeff Kirsher * disclaimer in the documentation and/or other materials 23f7917c00SJeff Kirsher * provided with the distribution. 24f7917c00SJeff Kirsher * 25f7917c00SJeff Kirsher * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, 26f7917c00SJeff Kirsher * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF 27f7917c00SJeff Kirsher * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND 28f7917c00SJeff Kirsher * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS 29f7917c00SJeff Kirsher * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN 30f7917c00SJeff Kirsher * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 31f7917c00SJeff Kirsher * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE 32f7917c00SJeff Kirsher * SOFTWARE. 33f7917c00SJeff Kirsher */ 34f7917c00SJeff Kirsher 35f7917c00SJeff Kirsher #ifndef __T4_REGS_H 36f7917c00SJeff Kirsher #define __T4_REGS_H 37f7917c00SJeff Kirsher 38f7917c00SJeff Kirsher #define MYPF_BASE 0x1b000 39f7917c00SJeff Kirsher #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) 40f7917c00SJeff Kirsher 41f7917c00SJeff Kirsher #define PF0_BASE 0x1e000 42f7917c00SJeff Kirsher #define PF0_REG(reg_addr) (PF0_BASE + (reg_addr)) 43f7917c00SJeff Kirsher 44f7917c00SJeff Kirsher #define PF_STRIDE 0x400 45f7917c00SJeff Kirsher #define PF_BASE(idx) (PF0_BASE + (idx) * PF_STRIDE) 46f7917c00SJeff Kirsher #define PF_REG(idx, reg) (PF_BASE(idx) + (reg)) 47f7917c00SJeff Kirsher 48f7917c00SJeff Kirsher #define MYPORT_BASE 0x1c000 49f7917c00SJeff Kirsher #define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr)) 50f7917c00SJeff Kirsher 51f7917c00SJeff Kirsher #define PORT0_BASE 0x20000 52f7917c00SJeff Kirsher #define PORT0_REG(reg_addr) (PORT0_BASE + (reg_addr)) 53f7917c00SJeff Kirsher 54f7917c00SJeff Kirsher #define PORT_STRIDE 0x2000 55f7917c00SJeff Kirsher #define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE) 56f7917c00SJeff Kirsher #define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg)) 57f7917c00SJeff Kirsher 58f7917c00SJeff Kirsher #define EDC_STRIDE (EDC_1_BASE_ADDR - EDC_0_BASE_ADDR) 59f7917c00SJeff Kirsher #define EDC_REG(reg, idx) (reg + EDC_STRIDE * idx) 60f7917c00SJeff Kirsher 61f7917c00SJeff Kirsher #define PCIE_MEM_ACCESS_REG(reg_addr, idx) ((reg_addr) + (idx) * 8) 62f7917c00SJeff Kirsher #define PCIE_MAILBOX_REG(reg_addr, idx) ((reg_addr) + (idx) * 8) 63f7917c00SJeff Kirsher #define MC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4) 64f7917c00SJeff Kirsher #define EDC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4) 65f7917c00SJeff Kirsher 66f612b815SHariprasad Shenai #define SGE_PF_KDOORBELL_A 0x0 67b2decaddSSantosh Rastapur 68f612b815SHariprasad Shenai #define QID_S 15 69f612b815SHariprasad Shenai #define QID_V(x) ((x) << QID_S) 70f7917c00SJeff Kirsher 71f612b815SHariprasad Shenai #define DBPRIO_S 14 72f612b815SHariprasad Shenai #define DBPRIO_V(x) ((x) << DBPRIO_S) 73f612b815SHariprasad Shenai #define DBPRIO_F DBPRIO_V(1U) 74f7917c00SJeff Kirsher 75f612b815SHariprasad Shenai #define PIDX_S 0 76f612b815SHariprasad Shenai #define PIDX_V(x) ((x) << PIDX_S) 7752367a76SVipul Pandya 78f612b815SHariprasad Shenai #define SGE_VF_KDOORBELL_A 0x0 79f612b815SHariprasad Shenai 80f612b815SHariprasad Shenai #define DBTYPE_S 13 81f612b815SHariprasad Shenai #define DBTYPE_V(x) ((x) << DBTYPE_S) 82f612b815SHariprasad Shenai #define DBTYPE_F DBTYPE_V(1U) 83f612b815SHariprasad Shenai 84f612b815SHariprasad Shenai #define PIDX_T5_S 0 85f612b815SHariprasad Shenai #define PIDX_T5_M 0x1fffU 86f612b815SHariprasad Shenai #define PIDX_T5_V(x) ((x) << PIDX_T5_S) 87f612b815SHariprasad Shenai #define PIDX_T5_G(x) (((x) >> PIDX_T5_S) & PIDX_T5_M) 88f612b815SHariprasad Shenai 89f612b815SHariprasad Shenai #define SGE_PF_GTS_A 0x4 90f612b815SHariprasad Shenai 91f612b815SHariprasad Shenai #define INGRESSQID_S 16 92f612b815SHariprasad Shenai #define INGRESSQID_V(x) ((x) << INGRESSQID_S) 93f612b815SHariprasad Shenai 94f612b815SHariprasad Shenai #define TIMERREG_S 13 95f612b815SHariprasad Shenai #define TIMERREG_V(x) ((x) << TIMERREG_S) 96f612b815SHariprasad Shenai 97f612b815SHariprasad Shenai #define SEINTARM_S 12 98f612b815SHariprasad Shenai #define SEINTARM_V(x) ((x) << SEINTARM_S) 99f612b815SHariprasad Shenai 100f612b815SHariprasad Shenai #define CIDXINC_S 0 101f612b815SHariprasad Shenai #define CIDXINC_M 0xfffU 102f612b815SHariprasad Shenai #define CIDXINC_V(x) ((x) << CIDXINC_S) 103f612b815SHariprasad Shenai 104f612b815SHariprasad Shenai #define SGE_CONTROL_A 0x1008 105ce8f407aSHariprasad Shenai #define SGE_CONTROL2_A 0x1124 106f612b815SHariprasad Shenai 107f612b815SHariprasad Shenai #define RXPKTCPLMODE_S 18 108f612b815SHariprasad Shenai #define RXPKTCPLMODE_V(x) ((x) << RXPKTCPLMODE_S) 109f612b815SHariprasad Shenai #define RXPKTCPLMODE_F RXPKTCPLMODE_V(1U) 110f612b815SHariprasad Shenai 111f612b815SHariprasad Shenai #define EGRSTATUSPAGESIZE_S 17 112f612b815SHariprasad Shenai #define EGRSTATUSPAGESIZE_V(x) ((x) << EGRSTATUSPAGESIZE_S) 113f612b815SHariprasad Shenai #define EGRSTATUSPAGESIZE_F EGRSTATUSPAGESIZE_V(1U) 114f612b815SHariprasad Shenai 115f612b815SHariprasad Shenai #define PKTSHIFT_S 10 116f612b815SHariprasad Shenai #define PKTSHIFT_M 0x7U 117f612b815SHariprasad Shenai #define PKTSHIFT_V(x) ((x) << PKTSHIFT_S) 118f612b815SHariprasad Shenai #define PKTSHIFT_G(x) (((x) >> PKTSHIFT_S) & PKTSHIFT_M) 119f612b815SHariprasad Shenai 120f612b815SHariprasad Shenai #define INGPCIEBOUNDARY_S 7 121f612b815SHariprasad Shenai #define INGPCIEBOUNDARY_V(x) ((x) << INGPCIEBOUNDARY_S) 122f612b815SHariprasad Shenai 123f612b815SHariprasad Shenai #define INGPADBOUNDARY_S 4 124f612b815SHariprasad Shenai #define INGPADBOUNDARY_M 0x7U 125f612b815SHariprasad Shenai #define INGPADBOUNDARY_V(x) ((x) << INGPADBOUNDARY_S) 126f612b815SHariprasad Shenai #define INGPADBOUNDARY_G(x) (((x) >> INGPADBOUNDARY_S) & INGPADBOUNDARY_M) 127f612b815SHariprasad Shenai 128f612b815SHariprasad Shenai #define EGRPCIEBOUNDARY_S 1 129f612b815SHariprasad Shenai #define EGRPCIEBOUNDARY_V(x) ((x) << EGRPCIEBOUNDARY_S) 130ce8f407aSHariprasad Shenai 131ce8f407aSHariprasad Shenai #define INGPACKBOUNDARY_S 16 132ce8f407aSHariprasad Shenai #define INGPACKBOUNDARY_M 0x7U 133ce8f407aSHariprasad Shenai #define INGPACKBOUNDARY_V(x) ((x) << INGPACKBOUNDARY_S) 134ce8f407aSHariprasad Shenai #define INGPACKBOUNDARY_G(x) (((x) >> INGPACKBOUNDARY_S) \ 135ce8f407aSHariprasad Shenai & INGPACKBOUNDARY_M) 136f7917c00SJeff Kirsher 137f612b815SHariprasad Shenai #define GLOBALENABLE_S 0 138f612b815SHariprasad Shenai #define GLOBALENABLE_V(x) ((x) << GLOBALENABLE_S) 139f612b815SHariprasad Shenai #define GLOBALENABLE_F GLOBALENABLE_V(1U) 140636f9d37SVipul Pandya 141f612b815SHariprasad Shenai #define SGE_HOST_PAGE_SIZE_A 0x100c 142636f9d37SVipul Pandya 143f612b815SHariprasad Shenai #define HOSTPAGESIZEPF7_S 28 144f612b815SHariprasad Shenai #define HOSTPAGESIZEPF7_M 0xfU 145f612b815SHariprasad Shenai #define HOSTPAGESIZEPF7_V(x) ((x) << HOSTPAGESIZEPF7_S) 146f612b815SHariprasad Shenai #define HOSTPAGESIZEPF7_G(x) (((x) >> HOSTPAGESIZEPF7_S) & HOSTPAGESIZEPF7_M) 147636f9d37SVipul Pandya 148f612b815SHariprasad Shenai #define HOSTPAGESIZEPF6_S 24 149f612b815SHariprasad Shenai #define HOSTPAGESIZEPF6_M 0xfU 150f612b815SHariprasad Shenai #define HOSTPAGESIZEPF6_V(x) ((x) << HOSTPAGESIZEPF6_S) 151f612b815SHariprasad Shenai #define HOSTPAGESIZEPF6_G(x) (((x) >> HOSTPAGESIZEPF6_S) & HOSTPAGESIZEPF6_M) 152636f9d37SVipul Pandya 153f612b815SHariprasad Shenai #define HOSTPAGESIZEPF5_S 20 154f612b815SHariprasad Shenai #define HOSTPAGESIZEPF5_M 0xfU 155f612b815SHariprasad Shenai #define HOSTPAGESIZEPF5_V(x) ((x) << HOSTPAGESIZEPF5_S) 156f612b815SHariprasad Shenai #define HOSTPAGESIZEPF5_G(x) (((x) >> HOSTPAGESIZEPF5_S) & HOSTPAGESIZEPF5_M) 157636f9d37SVipul Pandya 158f612b815SHariprasad Shenai #define HOSTPAGESIZEPF4_S 16 159f612b815SHariprasad Shenai #define HOSTPAGESIZEPF4_M 0xfU 160f612b815SHariprasad Shenai #define HOSTPAGESIZEPF4_V(x) ((x) << HOSTPAGESIZEPF4_S) 161f612b815SHariprasad Shenai #define HOSTPAGESIZEPF4_G(x) (((x) >> HOSTPAGESIZEPF4_S) & HOSTPAGESIZEPF4_M) 162636f9d37SVipul Pandya 163f612b815SHariprasad Shenai #define HOSTPAGESIZEPF3_S 12 164f612b815SHariprasad Shenai #define HOSTPAGESIZEPF3_M 0xfU 165f612b815SHariprasad Shenai #define HOSTPAGESIZEPF3_V(x) ((x) << HOSTPAGESIZEPF3_S) 166f612b815SHariprasad Shenai #define HOSTPAGESIZEPF3_G(x) (((x) >> HOSTPAGESIZEPF3_S) & HOSTPAGESIZEPF3_M) 167636f9d37SVipul Pandya 168f612b815SHariprasad Shenai #define HOSTPAGESIZEPF2_S 8 169f612b815SHariprasad Shenai #define HOSTPAGESIZEPF2_M 0xfU 170f612b815SHariprasad Shenai #define HOSTPAGESIZEPF2_V(x) ((x) << HOSTPAGESIZEPF2_S) 171f612b815SHariprasad Shenai #define HOSTPAGESIZEPF2_G(x) (((x) >> HOSTPAGESIZEPF2_S) & HOSTPAGESIZEPF2_M) 172f612b815SHariprasad Shenai 173e85c9a7aSHariprasad Shenai #define HOSTPAGESIZEPF1_S 4 174f612b815SHariprasad Shenai #define HOSTPAGESIZEPF1_M 0xfU 175f612b815SHariprasad Shenai #define HOSTPAGESIZEPF1_V(x) ((x) << HOSTPAGESIZEPF1_S) 176f612b815SHariprasad Shenai #define HOSTPAGESIZEPF1_G(x) (((x) >> HOSTPAGESIZEPF1_S) & HOSTPAGESIZEPF1_M) 177636f9d37SVipul Pandya 178e85c9a7aSHariprasad Shenai #define HOSTPAGESIZEPF0_S 0 179f612b815SHariprasad Shenai #define HOSTPAGESIZEPF0_M 0xfU 180f612b815SHariprasad Shenai #define HOSTPAGESIZEPF0_V(x) ((x) << HOSTPAGESIZEPF0_S) 181f612b815SHariprasad Shenai #define HOSTPAGESIZEPF0_G(x) (((x) >> HOSTPAGESIZEPF0_S) & HOSTPAGESIZEPF0_M) 182f7917c00SJeff Kirsher 183f612b815SHariprasad Shenai #define SGE_EGRESS_QUEUES_PER_PAGE_PF_A 0x1010 184e0a8b34aSHariprasad Shenai #define SGE_EGRESS_QUEUES_PER_PAGE_VF_A 0x1014 185e0a8b34aSHariprasad Shenai 186e0a8b34aSHariprasad Shenai #define QUEUESPERPAGEPF1_S 4 187e0a8b34aSHariprasad Shenai 188e0a8b34aSHariprasad Shenai #define QUEUESPERPAGEPF0_S 0 189f612b815SHariprasad Shenai #define QUEUESPERPAGEPF0_M 0xfU 190f612b815SHariprasad Shenai #define QUEUESPERPAGEPF0_V(x) ((x) << QUEUESPERPAGEPF0_S) 191f612b815SHariprasad Shenai #define QUEUESPERPAGEPF0_G(x) (((x) >> QUEUESPERPAGEPF0_S) & QUEUESPERPAGEPF0_M) 192f7917c00SJeff Kirsher 193f612b815SHariprasad Shenai #define SGE_INT_CAUSE1_A 0x1024 194f612b815SHariprasad Shenai #define SGE_INT_CAUSE2_A 0x1030 195f612b815SHariprasad Shenai #define SGE_INT_CAUSE3_A 0x103c 196b2decaddSSantosh Rastapur 197f612b815SHariprasad Shenai #define ERR_FLM_DBP_S 31 198f612b815SHariprasad Shenai #define ERR_FLM_DBP_V(x) ((x) << ERR_FLM_DBP_S) 199f612b815SHariprasad Shenai #define ERR_FLM_DBP_F ERR_FLM_DBP_V(1U) 200d63a6dcfSHariprasad Shenai 201f612b815SHariprasad Shenai #define ERR_FLM_IDMA1_S 30 202f612b815SHariprasad Shenai #define ERR_FLM_IDMA1_V(x) ((x) << ERR_FLM_IDMA1_S) 203f612b815SHariprasad Shenai #define ERR_FLM_IDMA1_F ERR_FLM_IDMA1_V(1U) 204f7917c00SJeff Kirsher 205f612b815SHariprasad Shenai #define ERR_FLM_IDMA0_S 29 206f612b815SHariprasad Shenai #define ERR_FLM_IDMA0_V(x) ((x) << ERR_FLM_IDMA0_S) 207f612b815SHariprasad Shenai #define ERR_FLM_IDMA0_F ERR_FLM_IDMA0_V(1U) 208ce91a923SNaresh Kumar Inna 209f612b815SHariprasad Shenai #define ERR_FLM_HINT_S 28 210f612b815SHariprasad Shenai #define ERR_FLM_HINT_V(x) ((x) << ERR_FLM_HINT_S) 211f612b815SHariprasad Shenai #define ERR_FLM_HINT_F ERR_FLM_HINT_V(1U) 212f7917c00SJeff Kirsher 213f612b815SHariprasad Shenai #define ERR_PCIE_ERROR3_S 27 214f612b815SHariprasad Shenai #define ERR_PCIE_ERROR3_V(x) ((x) << ERR_PCIE_ERROR3_S) 215f612b815SHariprasad Shenai #define ERR_PCIE_ERROR3_F ERR_PCIE_ERROR3_V(1U) 21652367a76SVipul Pandya 217f612b815SHariprasad Shenai #define ERR_PCIE_ERROR2_S 26 218f612b815SHariprasad Shenai #define ERR_PCIE_ERROR2_V(x) ((x) << ERR_PCIE_ERROR2_S) 219f612b815SHariprasad Shenai #define ERR_PCIE_ERROR2_F ERR_PCIE_ERROR2_V(1U) 220c2b955e0SKumar Sanghvi 221f612b815SHariprasad Shenai #define ERR_PCIE_ERROR1_S 25 222f612b815SHariprasad Shenai #define ERR_PCIE_ERROR1_V(x) ((x) << ERR_PCIE_ERROR1_S) 223f612b815SHariprasad Shenai #define ERR_PCIE_ERROR1_F ERR_PCIE_ERROR1_V(1U) 224ce91a923SNaresh Kumar Inna 225f612b815SHariprasad Shenai #define ERR_PCIE_ERROR0_S 24 226f612b815SHariprasad Shenai #define ERR_PCIE_ERROR0_V(x) ((x) << ERR_PCIE_ERROR0_S) 227f612b815SHariprasad Shenai #define ERR_PCIE_ERROR0_F ERR_PCIE_ERROR0_V(1U) 228ce91a923SNaresh Kumar Inna 229f612b815SHariprasad Shenai #define ERR_CPL_EXCEED_IQE_SIZE_S 22 230f612b815SHariprasad Shenai #define ERR_CPL_EXCEED_IQE_SIZE_V(x) ((x) << ERR_CPL_EXCEED_IQE_SIZE_S) 231f612b815SHariprasad Shenai #define ERR_CPL_EXCEED_IQE_SIZE_F ERR_CPL_EXCEED_IQE_SIZE_V(1U) 2323cbdb928SVipul Pandya 233f612b815SHariprasad Shenai #define ERR_INVALID_CIDX_INC_S 21 234f612b815SHariprasad Shenai #define ERR_INVALID_CIDX_INC_V(x) ((x) << ERR_INVALID_CIDX_INC_S) 235f612b815SHariprasad Shenai #define ERR_INVALID_CIDX_INC_F ERR_INVALID_CIDX_INC_V(1U) 236f612b815SHariprasad Shenai 237f612b815SHariprasad Shenai #define ERR_CPL_OPCODE_0_S 19 238f612b815SHariprasad Shenai #define ERR_CPL_OPCODE_0_V(x) ((x) << ERR_CPL_OPCODE_0_S) 239f612b815SHariprasad Shenai #define ERR_CPL_OPCODE_0_F ERR_CPL_OPCODE_0_V(1U) 240f612b815SHariprasad Shenai 241f612b815SHariprasad Shenai #define ERR_DROPPED_DB_S 18 242f612b815SHariprasad Shenai #define ERR_DROPPED_DB_V(x) ((x) << ERR_DROPPED_DB_S) 243f612b815SHariprasad Shenai #define ERR_DROPPED_DB_F ERR_DROPPED_DB_V(1U) 244f612b815SHariprasad Shenai 245f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID1_S 17 246f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID1_V(x) ((x) << ERR_DATA_CPL_ON_HIGH_QID1_S) 247f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID1_F ERR_DATA_CPL_ON_HIGH_QID1_V(1U) 248f612b815SHariprasad Shenai 249f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID0_S 16 250f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID0_V(x) ((x) << ERR_DATA_CPL_ON_HIGH_QID0_S) 251f612b815SHariprasad Shenai #define ERR_DATA_CPL_ON_HIGH_QID0_F ERR_DATA_CPL_ON_HIGH_QID0_V(1U) 252f612b815SHariprasad Shenai 253f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX3_S 15 254f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX3_V(x) ((x) << ERR_BAD_DB_PIDX3_S) 255f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX3_F ERR_BAD_DB_PIDX3_V(1U) 256f612b815SHariprasad Shenai 257f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX2_S 14 258f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX2_V(x) ((x) << ERR_BAD_DB_PIDX2_S) 259f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX2_F ERR_BAD_DB_PIDX2_V(1U) 260f612b815SHariprasad Shenai 261f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX1_S 13 262f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX1_V(x) ((x) << ERR_BAD_DB_PIDX1_S) 263f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX1_F ERR_BAD_DB_PIDX1_V(1U) 264f612b815SHariprasad Shenai 265f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX0_S 12 266f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX0_V(x) ((x) << ERR_BAD_DB_PIDX0_S) 267f612b815SHariprasad Shenai #define ERR_BAD_DB_PIDX0_F ERR_BAD_DB_PIDX0_V(1U) 268f612b815SHariprasad Shenai 269f612b815SHariprasad Shenai #define ERR_ING_CTXT_PRIO_S 10 270f612b815SHariprasad Shenai #define ERR_ING_CTXT_PRIO_V(x) ((x) << ERR_ING_CTXT_PRIO_S) 271f612b815SHariprasad Shenai #define ERR_ING_CTXT_PRIO_F ERR_ING_CTXT_PRIO_V(1U) 272f612b815SHariprasad Shenai 273f612b815SHariprasad Shenai #define ERR_EGR_CTXT_PRIO_S 9 274f612b815SHariprasad Shenai #define ERR_EGR_CTXT_PRIO_V(x) ((x) << ERR_EGR_CTXT_PRIO_S) 275f612b815SHariprasad Shenai #define ERR_EGR_CTXT_PRIO_F ERR_EGR_CTXT_PRIO_V(1U) 276f612b815SHariprasad Shenai 277f612b815SHariprasad Shenai #define DBFIFO_HP_INT_S 8 278f612b815SHariprasad Shenai #define DBFIFO_HP_INT_V(x) ((x) << DBFIFO_HP_INT_S) 279f612b815SHariprasad Shenai #define DBFIFO_HP_INT_F DBFIFO_HP_INT_V(1U) 280f612b815SHariprasad Shenai 281f612b815SHariprasad Shenai #define DBFIFO_LP_INT_S 7 282f612b815SHariprasad Shenai #define DBFIFO_LP_INT_V(x) ((x) << DBFIFO_LP_INT_S) 283f612b815SHariprasad Shenai #define DBFIFO_LP_INT_F DBFIFO_LP_INT_V(1U) 284f612b815SHariprasad Shenai 285f612b815SHariprasad Shenai #define INGRESS_SIZE_ERR_S 5 286f612b815SHariprasad Shenai #define INGRESS_SIZE_ERR_V(x) ((x) << INGRESS_SIZE_ERR_S) 287f612b815SHariprasad Shenai #define INGRESS_SIZE_ERR_F INGRESS_SIZE_ERR_V(1U) 288f612b815SHariprasad Shenai 289f612b815SHariprasad Shenai #define EGRESS_SIZE_ERR_S 4 290f612b815SHariprasad Shenai #define EGRESS_SIZE_ERR_V(x) ((x) << EGRESS_SIZE_ERR_S) 291f612b815SHariprasad Shenai #define EGRESS_SIZE_ERR_F EGRESS_SIZE_ERR_V(1U) 292f612b815SHariprasad Shenai 293f612b815SHariprasad Shenai #define SGE_INT_ENABLE3_A 0x1040 294f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE0_A 0x1044 295f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE1_A 0x1048 296f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE2_A 0x104c 297f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE3_A 0x1050 298f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE4_A 0x1054 299f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE5_A 0x1058 300f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE6_A 0x105c 301f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE7_A 0x1060 302f612b815SHariprasad Shenai #define SGE_FL_BUFFER_SIZE8_A 0x1064 303f612b815SHariprasad Shenai 304f612b815SHariprasad Shenai #define SGE_INGRESS_RX_THRESHOLD_A 0x10a0 305f612b815SHariprasad Shenai 306f612b815SHariprasad Shenai #define THRESHOLD_0_S 24 307f612b815SHariprasad Shenai #define THRESHOLD_0_M 0x3fU 308f612b815SHariprasad Shenai #define THRESHOLD_0_V(x) ((x) << THRESHOLD_0_S) 309f612b815SHariprasad Shenai #define THRESHOLD_0_G(x) (((x) >> THRESHOLD_0_S) & THRESHOLD_0_M) 310f612b815SHariprasad Shenai 311f612b815SHariprasad Shenai #define THRESHOLD_1_S 16 312f612b815SHariprasad Shenai #define THRESHOLD_1_M 0x3fU 313f612b815SHariprasad Shenai #define THRESHOLD_1_V(x) ((x) << THRESHOLD_1_S) 314f612b815SHariprasad Shenai #define THRESHOLD_1_G(x) (((x) >> THRESHOLD_1_S) & THRESHOLD_1_M) 315f612b815SHariprasad Shenai 316f612b815SHariprasad Shenai #define THRESHOLD_2_S 8 317f612b815SHariprasad Shenai #define THRESHOLD_2_M 0x3fU 318f612b815SHariprasad Shenai #define THRESHOLD_2_V(x) ((x) << THRESHOLD_2_S) 319f612b815SHariprasad Shenai #define THRESHOLD_2_G(x) (((x) >> THRESHOLD_2_S) & THRESHOLD_2_M) 320f612b815SHariprasad Shenai 321f612b815SHariprasad Shenai #define THRESHOLD_3_S 0 322f612b815SHariprasad Shenai #define THRESHOLD_3_M 0x3fU 323f612b815SHariprasad Shenai #define THRESHOLD_3_V(x) ((x) << THRESHOLD_3_S) 324f612b815SHariprasad Shenai #define THRESHOLD_3_G(x) (((x) >> THRESHOLD_3_S) & THRESHOLD_3_M) 325f612b815SHariprasad Shenai 326f612b815SHariprasad Shenai #define SGE_CONM_CTRL_A 0x1094 327f612b815SHariprasad Shenai 328f612b815SHariprasad Shenai #define EGRTHRESHOLD_S 8 329f612b815SHariprasad Shenai #define EGRTHRESHOLD_M 0x3fU 330f612b815SHariprasad Shenai #define EGRTHRESHOLD_V(x) ((x) << EGRTHRESHOLD_S) 331f612b815SHariprasad Shenai #define EGRTHRESHOLD_G(x) (((x) >> EGRTHRESHOLD_S) & EGRTHRESHOLD_M) 332f612b815SHariprasad Shenai 333f612b815SHariprasad Shenai #define EGRTHRESHOLDPACKING_S 14 334f612b815SHariprasad Shenai #define EGRTHRESHOLDPACKING_M 0x3fU 335f612b815SHariprasad Shenai #define EGRTHRESHOLDPACKING_V(x) ((x) << EGRTHRESHOLDPACKING_S) 336f612b815SHariprasad Shenai #define EGRTHRESHOLDPACKING_G(x) \ 337f612b815SHariprasad Shenai (((x) >> EGRTHRESHOLDPACKING_S) & EGRTHRESHOLDPACKING_M) 338f612b815SHariprasad Shenai 339f612b815SHariprasad Shenai #define SGE_TIMESTAMP_LO_A 0x1098 340f612b815SHariprasad Shenai #define SGE_TIMESTAMP_HI_A 0x109c 341f612b815SHariprasad Shenai 342f612b815SHariprasad Shenai #define TSOP_S 28 343f612b815SHariprasad Shenai #define TSOP_M 0x3U 344f612b815SHariprasad Shenai #define TSOP_V(x) ((x) << TSOP_S) 345f612b815SHariprasad Shenai #define TSOP_G(x) (((x) >> TSOP_S) & TSOP_M) 346f612b815SHariprasad Shenai 347f612b815SHariprasad Shenai #define TSVAL_S 0 348f612b815SHariprasad Shenai #define TSVAL_M 0xfffffffU 349f612b815SHariprasad Shenai #define TSVAL_V(x) ((x) << TSVAL_S) 350f612b815SHariprasad Shenai #define TSVAL_G(x) (((x) >> TSVAL_S) & TSVAL_M) 351f612b815SHariprasad Shenai 352f612b815SHariprasad Shenai #define SGE_DBFIFO_STATUS_A 0x10a4 353f612b815SHariprasad Shenai 354f612b815SHariprasad Shenai #define HP_INT_THRESH_S 28 355f612b815SHariprasad Shenai #define HP_INT_THRESH_M 0xfU 356f612b815SHariprasad Shenai #define HP_INT_THRESH_V(x) ((x) << HP_INT_THRESH_S) 357f612b815SHariprasad Shenai 358f612b815SHariprasad Shenai #define LP_INT_THRESH_S 12 359f612b815SHariprasad Shenai #define LP_INT_THRESH_M 0xfU 360f612b815SHariprasad Shenai #define LP_INT_THRESH_V(x) ((x) << LP_INT_THRESH_S) 361f612b815SHariprasad Shenai 362f612b815SHariprasad Shenai #define SGE_DOORBELL_CONTROL_A 0x10a8 363f612b815SHariprasad Shenai 364f612b815SHariprasad Shenai #define NOCOALESCE_S 26 365f612b815SHariprasad Shenai #define NOCOALESCE_V(x) ((x) << NOCOALESCE_S) 366f612b815SHariprasad Shenai #define NOCOALESCE_F NOCOALESCE_V(1U) 367f612b815SHariprasad Shenai 368f612b815SHariprasad Shenai #define ENABLE_DROP_S 13 369f612b815SHariprasad Shenai #define ENABLE_DROP_V(x) ((x) << ENABLE_DROP_S) 370f612b815SHariprasad Shenai #define ENABLE_DROP_F ENABLE_DROP_V(1U) 3717730b4c7SHariprasad Shenai 372f061de42SHariprasad Shenai #define SGE_TIMER_VALUE_0_AND_1_A 0x10b8 373f7917c00SJeff Kirsher 374f061de42SHariprasad Shenai #define TIMERVALUE0_S 16 375f061de42SHariprasad Shenai #define TIMERVALUE0_M 0xffffU 376f061de42SHariprasad Shenai #define TIMERVALUE0_V(x) ((x) << TIMERVALUE0_S) 377f061de42SHariprasad Shenai #define TIMERVALUE0_G(x) (((x) >> TIMERVALUE0_S) & TIMERVALUE0_M) 37852367a76SVipul Pandya 379f061de42SHariprasad Shenai #define TIMERVALUE1_S 0 380f061de42SHariprasad Shenai #define TIMERVALUE1_M 0xffffU 381f061de42SHariprasad Shenai #define TIMERVALUE1_V(x) ((x) << TIMERVALUE1_S) 382f061de42SHariprasad Shenai #define TIMERVALUE1_G(x) (((x) >> TIMERVALUE1_S) & TIMERVALUE1_M) 38352367a76SVipul Pandya 384f061de42SHariprasad Shenai #define SGE_TIMER_VALUE_2_AND_3_A 0x10bc 385f061de42SHariprasad Shenai 386f061de42SHariprasad Shenai #define TIMERVALUE2_S 16 387f061de42SHariprasad Shenai #define TIMERVALUE2_M 0xffffU 388f061de42SHariprasad Shenai #define TIMERVALUE2_V(x) ((x) << TIMERVALUE2_S) 389f061de42SHariprasad Shenai #define TIMERVALUE2_G(x) (((x) >> TIMERVALUE2_S) & TIMERVALUE2_M) 390f061de42SHariprasad Shenai 391f061de42SHariprasad Shenai #define TIMERVALUE3_S 0 392f061de42SHariprasad Shenai #define TIMERVALUE3_M 0xffffU 393f061de42SHariprasad Shenai #define TIMERVALUE3_V(x) ((x) << TIMERVALUE3_S) 394f061de42SHariprasad Shenai #define TIMERVALUE3_G(x) (((x) >> TIMERVALUE3_S) & TIMERVALUE3_M) 395f061de42SHariprasad Shenai 396f061de42SHariprasad Shenai #define SGE_TIMER_VALUE_4_AND_5_A 0x10c0 397f061de42SHariprasad Shenai 398f061de42SHariprasad Shenai #define TIMERVALUE4_S 16 399f061de42SHariprasad Shenai #define TIMERVALUE4_M 0xffffU 400f061de42SHariprasad Shenai #define TIMERVALUE4_V(x) ((x) << TIMERVALUE4_S) 401f061de42SHariprasad Shenai #define TIMERVALUE4_G(x) (((x) >> TIMERVALUE4_S) & TIMERVALUE4_M) 402f061de42SHariprasad Shenai 403f061de42SHariprasad Shenai #define TIMERVALUE5_S 0 404f061de42SHariprasad Shenai #define TIMERVALUE5_M 0xffffU 405f061de42SHariprasad Shenai #define TIMERVALUE5_V(x) ((x) << TIMERVALUE5_S) 406f061de42SHariprasad Shenai #define TIMERVALUE5_G(x) (((x) >> TIMERVALUE5_S) & TIMERVALUE5_M) 407f061de42SHariprasad Shenai 408f061de42SHariprasad Shenai #define SGE_DEBUG_INDEX_A 0x10cc 409f061de42SHariprasad Shenai #define SGE_DEBUG_DATA_HIGH_A 0x10d0 410f061de42SHariprasad Shenai #define SGE_DEBUG_DATA_LOW_A 0x10d4 411f061de42SHariprasad Shenai 412f061de42SHariprasad Shenai #define SGE_DEBUG_DATA_LOW_INDEX_2_A 0x12c8 413f061de42SHariprasad Shenai #define SGE_DEBUG_DATA_LOW_INDEX_3_A 0x12cc 414f061de42SHariprasad Shenai #define SGE_DEBUG_DATA_HIGH_INDEX_10_A 0x12a8 415f061de42SHariprasad Shenai 416f061de42SHariprasad Shenai #define SGE_INGRESS_QUEUES_PER_PAGE_PF_A 0x10f4 417e0a8b34aSHariprasad Shenai #define SGE_INGRESS_QUEUES_PER_PAGE_VF_A 0x10f8 418f7917c00SJeff Kirsher 419f061de42SHariprasad Shenai #define HP_INT_THRESH_S 28 420f061de42SHariprasad Shenai #define HP_INT_THRESH_M 0xfU 421f061de42SHariprasad Shenai #define HP_INT_THRESH_V(x) ((x) << HP_INT_THRESH_S) 4223069ee9bSVipul Pandya 423f061de42SHariprasad Shenai #define HP_COUNT_S 16 424f061de42SHariprasad Shenai #define HP_COUNT_M 0x7ffU 425f061de42SHariprasad Shenai #define HP_COUNT_G(x) (((x) >> HP_COUNT_S) & HP_COUNT_M) 426b2decaddSSantosh Rastapur 427f061de42SHariprasad Shenai #define LP_INT_THRESH_S 12 428f061de42SHariprasad Shenai #define LP_INT_THRESH_M 0xfU 429f061de42SHariprasad Shenai #define LP_INT_THRESH_V(x) ((x) << LP_INT_THRESH_S) 430b2decaddSSantosh Rastapur 431f061de42SHariprasad Shenai #define LP_COUNT_S 0 432f061de42SHariprasad Shenai #define LP_COUNT_M 0x7ffU 433f061de42SHariprasad Shenai #define LP_COUNT_G(x) (((x) >> LP_COUNT_S) & LP_COUNT_M) 434b2decaddSSantosh Rastapur 435f061de42SHariprasad Shenai #define LP_INT_THRESH_T5_S 18 436f061de42SHariprasad Shenai #define LP_INT_THRESH_T5_M 0xfffU 437f061de42SHariprasad Shenai #define LP_INT_THRESH_T5_V(x) ((x) << LP_INT_THRESH_T5_S) 4383069ee9bSVipul Pandya 439f061de42SHariprasad Shenai #define LP_COUNT_T5_S 0 440f061de42SHariprasad Shenai #define LP_COUNT_T5_M 0x3ffffU 441f061de42SHariprasad Shenai #define LP_COUNT_T5_G(x) (((x) >> LP_COUNT_T5_S) & LP_COUNT_T5_M) 4423069ee9bSVipul Pandya 443f061de42SHariprasad Shenai #define SGE_DOORBELL_CONTROL_A 0x10a8 444ce91a923SNaresh Kumar Inna 445f061de42SHariprasad Shenai #define SGE_STAT_TOTAL_A 0x10e4 446f061de42SHariprasad Shenai #define SGE_STAT_MATCH_A 0x10e8 447f061de42SHariprasad Shenai #define SGE_STAT_CFG_A 0x10ec 448f7917c00SJeff Kirsher 449f061de42SHariprasad Shenai #define STATSOURCE_T5_S 9 450f061de42SHariprasad Shenai #define STATSOURCE_T5_V(x) ((x) << STATSOURCE_T5_S) 451b2decaddSSantosh Rastapur 452f061de42SHariprasad Shenai #define SGE_DBFIFO_STATUS2_A 0x1118 453f7917c00SJeff Kirsher 454f061de42SHariprasad Shenai #define HP_INT_THRESH_T5_S 10 455f061de42SHariprasad Shenai #define HP_INT_THRESH_T5_M 0xfU 456f061de42SHariprasad Shenai #define HP_INT_THRESH_T5_V(x) ((x) << HP_INT_THRESH_T5_S) 457b2decaddSSantosh Rastapur 458f061de42SHariprasad Shenai #define HP_COUNT_T5_S 0 459f061de42SHariprasad Shenai #define HP_COUNT_T5_M 0x3ffU 460f061de42SHariprasad Shenai #define HP_COUNT_T5_G(x) (((x) >> HP_COUNT_T5_S) & HP_COUNT_T5_M) 46126f7cbc0SVipul Pandya 462f061de42SHariprasad Shenai #define ENABLE_DROP_S 13 463f061de42SHariprasad Shenai #define ENABLE_DROP_V(x) ((x) << ENABLE_DROP_S) 464f061de42SHariprasad Shenai #define ENABLE_DROP_F ENABLE_DROP_V(1U) 465f7917c00SJeff Kirsher 466f061de42SHariprasad Shenai #define DROPPED_DB_S 0 467f061de42SHariprasad Shenai #define DROPPED_DB_V(x) ((x) << DROPPED_DB_S) 468f061de42SHariprasad Shenai #define DROPPED_DB_F DROPPED_DB_V(1U) 469f061de42SHariprasad Shenai 470f061de42SHariprasad Shenai #define SGE_CTXT_CMD_A 0x11fc 471f061de42SHariprasad Shenai #define SGE_DBQ_CTXT_BADDR_A 0x1084 472f061de42SHariprasad Shenai 473f061de42SHariprasad Shenai /* registers for module PCIE */ 474f061de42SHariprasad Shenai #define PCIE_PF_CFG_A 0x40 475f061de42SHariprasad Shenai 476f061de42SHariprasad Shenai #define AIVEC_S 4 477f061de42SHariprasad Shenai #define AIVEC_M 0x3ffU 478f061de42SHariprasad Shenai #define AIVEC_V(x) ((x) << AIVEC_S) 479f061de42SHariprasad Shenai 480f061de42SHariprasad Shenai #define PCIE_PF_CLI_A 0x44 481f061de42SHariprasad Shenai #define PCIE_INT_CAUSE_A 0x3004 482f061de42SHariprasad Shenai 483f061de42SHariprasad Shenai #define UNXSPLCPLERR_S 29 484f061de42SHariprasad Shenai #define UNXSPLCPLERR_V(x) ((x) << UNXSPLCPLERR_S) 485f061de42SHariprasad Shenai #define UNXSPLCPLERR_F UNXSPLCPLERR_V(1U) 486f061de42SHariprasad Shenai 487f061de42SHariprasad Shenai #define PCIEPINT_S 28 488f061de42SHariprasad Shenai #define PCIEPINT_V(x) ((x) << PCIEPINT_S) 489f061de42SHariprasad Shenai #define PCIEPINT_F PCIEPINT_V(1U) 490f061de42SHariprasad Shenai 491f061de42SHariprasad Shenai #define PCIESINT_S 27 492f061de42SHariprasad Shenai #define PCIESINT_V(x) ((x) << PCIESINT_S) 493f061de42SHariprasad Shenai #define PCIESINT_F PCIESINT_V(1U) 494f061de42SHariprasad Shenai 495f061de42SHariprasad Shenai #define RPLPERR_S 26 496f061de42SHariprasad Shenai #define RPLPERR_V(x) ((x) << RPLPERR_S) 497f061de42SHariprasad Shenai #define RPLPERR_F RPLPERR_V(1U) 498f061de42SHariprasad Shenai 499f061de42SHariprasad Shenai #define RXWRPERR_S 25 500f061de42SHariprasad Shenai #define RXWRPERR_V(x) ((x) << RXWRPERR_S) 501f061de42SHariprasad Shenai #define RXWRPERR_F RXWRPERR_V(1U) 502f061de42SHariprasad Shenai 503f061de42SHariprasad Shenai #define RXCPLPERR_S 24 504f061de42SHariprasad Shenai #define RXCPLPERR_V(x) ((x) << RXCPLPERR_S) 505f061de42SHariprasad Shenai #define RXCPLPERR_F RXCPLPERR_V(1U) 506f061de42SHariprasad Shenai 507f061de42SHariprasad Shenai #define PIOTAGPERR_S 23 508f061de42SHariprasad Shenai #define PIOTAGPERR_V(x) ((x) << PIOTAGPERR_S) 509f061de42SHariprasad Shenai #define PIOTAGPERR_F PIOTAGPERR_V(1U) 510f061de42SHariprasad Shenai 511f061de42SHariprasad Shenai #define MATAGPERR_S 22 512f061de42SHariprasad Shenai #define MATAGPERR_V(x) ((x) << MATAGPERR_S) 513f061de42SHariprasad Shenai #define MATAGPERR_F MATAGPERR_V(1U) 514f061de42SHariprasad Shenai 515f061de42SHariprasad Shenai #define INTXCLRPERR_S 21 516f061de42SHariprasad Shenai #define INTXCLRPERR_V(x) ((x) << INTXCLRPERR_S) 517f061de42SHariprasad Shenai #define INTXCLRPERR_F INTXCLRPERR_V(1U) 518f061de42SHariprasad Shenai 519f061de42SHariprasad Shenai #define FIDPERR_S 20 520f061de42SHariprasad Shenai #define FIDPERR_V(x) ((x) << FIDPERR_S) 521f061de42SHariprasad Shenai #define FIDPERR_F FIDPERR_V(1U) 522f061de42SHariprasad Shenai 523f061de42SHariprasad Shenai #define CFGSNPPERR_S 19 524f061de42SHariprasad Shenai #define CFGSNPPERR_V(x) ((x) << CFGSNPPERR_S) 525f061de42SHariprasad Shenai #define CFGSNPPERR_F CFGSNPPERR_V(1U) 526f061de42SHariprasad Shenai 527f061de42SHariprasad Shenai #define HRSPPERR_S 18 528f061de42SHariprasad Shenai #define HRSPPERR_V(x) ((x) << HRSPPERR_S) 529f061de42SHariprasad Shenai #define HRSPPERR_F HRSPPERR_V(1U) 530f061de42SHariprasad Shenai 531f061de42SHariprasad Shenai #define HREQPERR_S 17 532f061de42SHariprasad Shenai #define HREQPERR_V(x) ((x) << HREQPERR_S) 533f061de42SHariprasad Shenai #define HREQPERR_F HREQPERR_V(1U) 534f061de42SHariprasad Shenai 535f061de42SHariprasad Shenai #define HCNTPERR_S 16 536f061de42SHariprasad Shenai #define HCNTPERR_V(x) ((x) << HCNTPERR_S) 537f061de42SHariprasad Shenai #define HCNTPERR_F HCNTPERR_V(1U) 538f061de42SHariprasad Shenai 539f061de42SHariprasad Shenai #define DRSPPERR_S 15 540f061de42SHariprasad Shenai #define DRSPPERR_V(x) ((x) << DRSPPERR_S) 541f061de42SHariprasad Shenai #define DRSPPERR_F DRSPPERR_V(1U) 542f061de42SHariprasad Shenai 543f061de42SHariprasad Shenai #define DREQPERR_S 14 544f061de42SHariprasad Shenai #define DREQPERR_V(x) ((x) << DREQPERR_S) 545f061de42SHariprasad Shenai #define DREQPERR_F DREQPERR_V(1U) 546f061de42SHariprasad Shenai 547f061de42SHariprasad Shenai #define DCNTPERR_S 13 548f061de42SHariprasad Shenai #define DCNTPERR_V(x) ((x) << DCNTPERR_S) 549f061de42SHariprasad Shenai #define DCNTPERR_F DCNTPERR_V(1U) 550f061de42SHariprasad Shenai 551f061de42SHariprasad Shenai #define CRSPPERR_S 12 552f061de42SHariprasad Shenai #define CRSPPERR_V(x) ((x) << CRSPPERR_S) 553f061de42SHariprasad Shenai #define CRSPPERR_F CRSPPERR_V(1U) 554f061de42SHariprasad Shenai 555f061de42SHariprasad Shenai #define CREQPERR_S 11 556f061de42SHariprasad Shenai #define CREQPERR_V(x) ((x) << CREQPERR_S) 557f061de42SHariprasad Shenai #define CREQPERR_F CREQPERR_V(1U) 558f061de42SHariprasad Shenai 559f061de42SHariprasad Shenai #define CCNTPERR_S 10 560f061de42SHariprasad Shenai #define CCNTPERR_V(x) ((x) << CCNTPERR_S) 561f061de42SHariprasad Shenai #define CCNTPERR_F CCNTPERR_V(1U) 562f061de42SHariprasad Shenai 563f061de42SHariprasad Shenai #define TARTAGPERR_S 9 564f061de42SHariprasad Shenai #define TARTAGPERR_V(x) ((x) << TARTAGPERR_S) 565f061de42SHariprasad Shenai #define TARTAGPERR_F TARTAGPERR_V(1U) 566f061de42SHariprasad Shenai 567f061de42SHariprasad Shenai #define PIOREQPERR_S 8 568f061de42SHariprasad Shenai #define PIOREQPERR_V(x) ((x) << PIOREQPERR_S) 569f061de42SHariprasad Shenai #define PIOREQPERR_F PIOREQPERR_V(1U) 570f061de42SHariprasad Shenai 571f061de42SHariprasad Shenai #define PIOCPLPERR_S 7 572f061de42SHariprasad Shenai #define PIOCPLPERR_V(x) ((x) << PIOCPLPERR_S) 573f061de42SHariprasad Shenai #define PIOCPLPERR_F PIOCPLPERR_V(1U) 574f061de42SHariprasad Shenai 575f061de42SHariprasad Shenai #define MSIXDIPERR_S 6 576f061de42SHariprasad Shenai #define MSIXDIPERR_V(x) ((x) << MSIXDIPERR_S) 577f061de42SHariprasad Shenai #define MSIXDIPERR_F MSIXDIPERR_V(1U) 578f061de42SHariprasad Shenai 579f061de42SHariprasad Shenai #define MSIXDATAPERR_S 5 580f061de42SHariprasad Shenai #define MSIXDATAPERR_V(x) ((x) << MSIXDATAPERR_S) 581f061de42SHariprasad Shenai #define MSIXDATAPERR_F MSIXDATAPERR_V(1U) 582f061de42SHariprasad Shenai 583f061de42SHariprasad Shenai #define MSIXADDRHPERR_S 4 584f061de42SHariprasad Shenai #define MSIXADDRHPERR_V(x) ((x) << MSIXADDRHPERR_S) 585f061de42SHariprasad Shenai #define MSIXADDRHPERR_F MSIXADDRHPERR_V(1U) 586f061de42SHariprasad Shenai 587f061de42SHariprasad Shenai #define MSIXADDRLPERR_S 3 588f061de42SHariprasad Shenai #define MSIXADDRLPERR_V(x) ((x) << MSIXADDRLPERR_S) 589f061de42SHariprasad Shenai #define MSIXADDRLPERR_F MSIXADDRLPERR_V(1U) 590f061de42SHariprasad Shenai 591f061de42SHariprasad Shenai #define MSIDATAPERR_S 2 592f061de42SHariprasad Shenai #define MSIDATAPERR_V(x) ((x) << MSIDATAPERR_S) 593f061de42SHariprasad Shenai #define MSIDATAPERR_F MSIDATAPERR_V(1U) 594f061de42SHariprasad Shenai 595f061de42SHariprasad Shenai #define MSIADDRHPERR_S 1 596f061de42SHariprasad Shenai #define MSIADDRHPERR_V(x) ((x) << MSIADDRHPERR_S) 597f061de42SHariprasad Shenai #define MSIADDRHPERR_F MSIADDRHPERR_V(1U) 598f061de42SHariprasad Shenai 599f061de42SHariprasad Shenai #define MSIADDRLPERR_S 0 600f061de42SHariprasad Shenai #define MSIADDRLPERR_V(x) ((x) << MSIADDRLPERR_S) 601f061de42SHariprasad Shenai #define MSIADDRLPERR_F MSIADDRLPERR_V(1U) 602f061de42SHariprasad Shenai 603f061de42SHariprasad Shenai #define READRSPERR_S 29 604f061de42SHariprasad Shenai #define READRSPERR_V(x) ((x) << READRSPERR_S) 605f061de42SHariprasad Shenai #define READRSPERR_F READRSPERR_V(1U) 606f061de42SHariprasad Shenai 607f061de42SHariprasad Shenai #define TRGT1GRPPERR_S 28 608f061de42SHariprasad Shenai #define TRGT1GRPPERR_V(x) ((x) << TRGT1GRPPERR_S) 609f061de42SHariprasad Shenai #define TRGT1GRPPERR_F TRGT1GRPPERR_V(1U) 610f061de42SHariprasad Shenai 611f061de42SHariprasad Shenai #define IPSOTPERR_S 27 612f061de42SHariprasad Shenai #define IPSOTPERR_V(x) ((x) << IPSOTPERR_S) 613f061de42SHariprasad Shenai #define IPSOTPERR_F IPSOTPERR_V(1U) 614f061de42SHariprasad Shenai 615f061de42SHariprasad Shenai #define IPRETRYPERR_S 26 616f061de42SHariprasad Shenai #define IPRETRYPERR_V(x) ((x) << IPRETRYPERR_S) 617f061de42SHariprasad Shenai #define IPRETRYPERR_F IPRETRYPERR_V(1U) 618f061de42SHariprasad Shenai 619f061de42SHariprasad Shenai #define IPRXDATAGRPPERR_S 25 620f061de42SHariprasad Shenai #define IPRXDATAGRPPERR_V(x) ((x) << IPRXDATAGRPPERR_S) 621f061de42SHariprasad Shenai #define IPRXDATAGRPPERR_F IPRXDATAGRPPERR_V(1U) 622f061de42SHariprasad Shenai 623f061de42SHariprasad Shenai #define IPRXHDRGRPPERR_S 24 624f061de42SHariprasad Shenai #define IPRXHDRGRPPERR_V(x) ((x) << IPRXHDRGRPPERR_S) 625f061de42SHariprasad Shenai #define IPRXHDRGRPPERR_F IPRXHDRGRPPERR_V(1U) 626f061de42SHariprasad Shenai 627f061de42SHariprasad Shenai #define MAGRPPERR_S 22 628f061de42SHariprasad Shenai #define MAGRPPERR_V(x) ((x) << MAGRPPERR_S) 629f061de42SHariprasad Shenai #define MAGRPPERR_F MAGRPPERR_V(1U) 630f061de42SHariprasad Shenai 631f061de42SHariprasad Shenai #define VFIDPERR_S 21 632f061de42SHariprasad Shenai #define VFIDPERR_V(x) ((x) << VFIDPERR_S) 633f061de42SHariprasad Shenai #define VFIDPERR_F VFIDPERR_V(1U) 634f061de42SHariprasad Shenai 635f061de42SHariprasad Shenai #define HREQWRPERR_S 16 636f061de42SHariprasad Shenai #define HREQWRPERR_V(x) ((x) << HREQWRPERR_S) 637f061de42SHariprasad Shenai #define HREQWRPERR_F HREQWRPERR_V(1U) 638f061de42SHariprasad Shenai 639f061de42SHariprasad Shenai #define DREQWRPERR_S 13 640f061de42SHariprasad Shenai #define DREQWRPERR_V(x) ((x) << DREQWRPERR_S) 641f061de42SHariprasad Shenai #define DREQWRPERR_F DREQWRPERR_V(1U) 642f061de42SHariprasad Shenai 643f061de42SHariprasad Shenai #define CREQRDPERR_S 11 644f061de42SHariprasad Shenai #define CREQRDPERR_V(x) ((x) << CREQRDPERR_S) 645f061de42SHariprasad Shenai #define CREQRDPERR_F CREQRDPERR_V(1U) 646f061de42SHariprasad Shenai 647f061de42SHariprasad Shenai #define MSTTAGQPERR_S 10 648f061de42SHariprasad Shenai #define MSTTAGQPERR_V(x) ((x) << MSTTAGQPERR_S) 649f061de42SHariprasad Shenai #define MSTTAGQPERR_F MSTTAGQPERR_V(1U) 650f061de42SHariprasad Shenai 651f061de42SHariprasad Shenai #define PIOREQGRPPERR_S 8 652f061de42SHariprasad Shenai #define PIOREQGRPPERR_V(x) ((x) << PIOREQGRPPERR_S) 653f061de42SHariprasad Shenai #define PIOREQGRPPERR_F PIOREQGRPPERR_V(1U) 654f061de42SHariprasad Shenai 655f061de42SHariprasad Shenai #define PIOCPLGRPPERR_S 7 656f061de42SHariprasad Shenai #define PIOCPLGRPPERR_V(x) ((x) << PIOCPLGRPPERR_S) 657f061de42SHariprasad Shenai #define PIOCPLGRPPERR_F PIOCPLGRPPERR_V(1U) 658f061de42SHariprasad Shenai 659f061de42SHariprasad Shenai #define MSIXSTIPERR_S 2 660f061de42SHariprasad Shenai #define MSIXSTIPERR_V(x) ((x) << MSIXSTIPERR_S) 661f061de42SHariprasad Shenai #define MSIXSTIPERR_F MSIXSTIPERR_V(1U) 662f061de42SHariprasad Shenai 663f061de42SHariprasad Shenai #define MSTTIMEOUTPERR_S 1 664f061de42SHariprasad Shenai #define MSTTIMEOUTPERR_V(x) ((x) << MSTTIMEOUTPERR_S) 665f061de42SHariprasad Shenai #define MSTTIMEOUTPERR_F MSTTIMEOUTPERR_V(1U) 666f061de42SHariprasad Shenai 667f061de42SHariprasad Shenai #define MSTGRPPERR_S 0 668f061de42SHariprasad Shenai #define MSTGRPPERR_V(x) ((x) << MSTGRPPERR_S) 669f061de42SHariprasad Shenai #define MSTGRPPERR_F MSTGRPPERR_V(1U) 670f061de42SHariprasad Shenai 671f061de42SHariprasad Shenai #define PCIE_NONFAT_ERR_A 0x3010 672f061de42SHariprasad Shenai #define PCIE_CFG_SPACE_REQ_A 0x3060 673f061de42SHariprasad Shenai #define PCIE_CFG_SPACE_DATA_A 0x3064 674f061de42SHariprasad Shenai #define PCIE_MEM_ACCESS_BASE_WIN_A 0x3068 675f061de42SHariprasad Shenai 676f061de42SHariprasad Shenai #define PCIEOFST_S 10 677f061de42SHariprasad Shenai #define PCIEOFST_M 0x3fffffU 678f061de42SHariprasad Shenai #define PCIEOFST_G(x) (((x) >> PCIEOFST_S) & PCIEOFST_M) 679f061de42SHariprasad Shenai 680f061de42SHariprasad Shenai #define BIR_S 8 681f061de42SHariprasad Shenai #define BIR_M 0x3U 682f061de42SHariprasad Shenai #define BIR_V(x) ((x) << BIR_S) 683f061de42SHariprasad Shenai #define BIR_G(x) (((x) >> BIR_S) & BIR_M) 684f061de42SHariprasad Shenai 685f061de42SHariprasad Shenai #define WINDOW_S 0 686f061de42SHariprasad Shenai #define WINDOW_M 0xffU 687f061de42SHariprasad Shenai #define WINDOW_V(x) ((x) << WINDOW_S) 688f061de42SHariprasad Shenai #define WINDOW_G(x) (((x) >> WINDOW_S) & WINDOW_M) 689f061de42SHariprasad Shenai 690f061de42SHariprasad Shenai #define PCIE_MEM_ACCESS_OFFSET_A 0x306c 691f061de42SHariprasad Shenai 692f061de42SHariprasad Shenai #define ENABLE_S 30 693f061de42SHariprasad Shenai #define ENABLE_V(x) ((x) << ENABLE_S) 694f061de42SHariprasad Shenai #define ENABLE_F ENABLE_V(1U) 695f061de42SHariprasad Shenai 696f061de42SHariprasad Shenai #define LOCALCFG_S 28 697f061de42SHariprasad Shenai #define LOCALCFG_V(x) ((x) << LOCALCFG_S) 698f061de42SHariprasad Shenai #define LOCALCFG_F LOCALCFG_V(1U) 699f061de42SHariprasad Shenai 700f061de42SHariprasad Shenai #define FUNCTION_S 12 701f061de42SHariprasad Shenai #define FUNCTION_V(x) ((x) << FUNCTION_S) 702f061de42SHariprasad Shenai 703f061de42SHariprasad Shenai #define REGISTER_S 0 704f061de42SHariprasad Shenai #define REGISTER_V(x) ((x) << REGISTER_S) 705f061de42SHariprasad Shenai 706f061de42SHariprasad Shenai #define PFNUM_S 0 707f061de42SHariprasad Shenai #define PFNUM_V(x) ((x) << PFNUM_S) 708f061de42SHariprasad Shenai 709f061de42SHariprasad Shenai #define PCIE_FW_A 0x30b8 710f061de42SHariprasad Shenai 711f061de42SHariprasad Shenai #define PCIE_CORE_UTL_SYSTEM_BUS_AGENT_STATUS_A 0x5908 712f061de42SHariprasad Shenai 713f061de42SHariprasad Shenai #define RNPP_S 31 714f061de42SHariprasad Shenai #define RNPP_V(x) ((x) << RNPP_S) 715f061de42SHariprasad Shenai #define RNPP_F RNPP_V(1U) 716f061de42SHariprasad Shenai 717f061de42SHariprasad Shenai #define RPCP_S 29 718f061de42SHariprasad Shenai #define RPCP_V(x) ((x) << RPCP_S) 719f061de42SHariprasad Shenai #define RPCP_F RPCP_V(1U) 720f061de42SHariprasad Shenai 721f061de42SHariprasad Shenai #define RCIP_S 27 722f061de42SHariprasad Shenai #define RCIP_V(x) ((x) << RCIP_S) 723f061de42SHariprasad Shenai #define RCIP_F RCIP_V(1U) 724f061de42SHariprasad Shenai 725f061de42SHariprasad Shenai #define RCCP_S 26 726f061de42SHariprasad Shenai #define RCCP_V(x) ((x) << RCCP_S) 727f061de42SHariprasad Shenai #define RCCP_F RCCP_V(1U) 728f061de42SHariprasad Shenai 729f061de42SHariprasad Shenai #define RFTP_S 23 730f061de42SHariprasad Shenai #define RFTP_V(x) ((x) << RFTP_S) 731f061de42SHariprasad Shenai #define RFTP_F RFTP_V(1U) 732f061de42SHariprasad Shenai 733f061de42SHariprasad Shenai #define PTRP_S 20 734f061de42SHariprasad Shenai #define PTRP_V(x) ((x) << PTRP_S) 735f061de42SHariprasad Shenai #define PTRP_F PTRP_V(1U) 736f061de42SHariprasad Shenai 737f061de42SHariprasad Shenai #define PCIE_CORE_UTL_PCI_EXPRESS_PORT_STATUS_A 0x59a4 738f061de42SHariprasad Shenai 739f061de42SHariprasad Shenai #define TPCP_S 30 740f061de42SHariprasad Shenai #define TPCP_V(x) ((x) << TPCP_S) 741f061de42SHariprasad Shenai #define TPCP_F TPCP_V(1U) 742f061de42SHariprasad Shenai 743f061de42SHariprasad Shenai #define TNPP_S 29 744f061de42SHariprasad Shenai #define TNPP_V(x) ((x) << TNPP_S) 745f061de42SHariprasad Shenai #define TNPP_F TNPP_V(1U) 746f061de42SHariprasad Shenai 747f061de42SHariprasad Shenai #define TFTP_S 28 748f061de42SHariprasad Shenai #define TFTP_V(x) ((x) << TFTP_S) 749f061de42SHariprasad Shenai #define TFTP_F TFTP_V(1U) 750f061de42SHariprasad Shenai 751f061de42SHariprasad Shenai #define TCAP_S 27 752f061de42SHariprasad Shenai #define TCAP_V(x) ((x) << TCAP_S) 753f061de42SHariprasad Shenai #define TCAP_F TCAP_V(1U) 754f061de42SHariprasad Shenai 755f061de42SHariprasad Shenai #define TCIP_S 26 756f061de42SHariprasad Shenai #define TCIP_V(x) ((x) << TCIP_S) 757f061de42SHariprasad Shenai #define TCIP_F TCIP_V(1U) 758f061de42SHariprasad Shenai 759f061de42SHariprasad Shenai #define RCAP_S 25 760f061de42SHariprasad Shenai #define RCAP_V(x) ((x) << RCAP_S) 761f061de42SHariprasad Shenai #define RCAP_F RCAP_V(1U) 762f061de42SHariprasad Shenai 763f061de42SHariprasad Shenai #define PLUP_S 23 764f061de42SHariprasad Shenai #define PLUP_V(x) ((x) << PLUP_S) 765f061de42SHariprasad Shenai #define PLUP_F PLUP_V(1U) 766f061de42SHariprasad Shenai 767f061de42SHariprasad Shenai #define PLDN_S 22 768f061de42SHariprasad Shenai #define PLDN_V(x) ((x) << PLDN_S) 769f061de42SHariprasad Shenai #define PLDN_F PLDN_V(1U) 770f061de42SHariprasad Shenai 771f061de42SHariprasad Shenai #define OTDD_S 21 772f061de42SHariprasad Shenai #define OTDD_V(x) ((x) << OTDD_S) 773f061de42SHariprasad Shenai #define OTDD_F OTDD_V(1U) 774f061de42SHariprasad Shenai 775f061de42SHariprasad Shenai #define GTRP_S 20 776f061de42SHariprasad Shenai #define GTRP_V(x) ((x) << GTRP_S) 777f061de42SHariprasad Shenai #define GTRP_F GTRP_V(1U) 778f061de42SHariprasad Shenai 779f061de42SHariprasad Shenai #define RDPE_S 18 780f061de42SHariprasad Shenai #define RDPE_V(x) ((x) << RDPE_S) 781f061de42SHariprasad Shenai #define RDPE_F RDPE_V(1U) 782f061de42SHariprasad Shenai 783f061de42SHariprasad Shenai #define TDCE_S 17 784f061de42SHariprasad Shenai #define TDCE_V(x) ((x) << TDCE_S) 785f061de42SHariprasad Shenai #define TDCE_F TDCE_V(1U) 786f061de42SHariprasad Shenai 787f061de42SHariprasad Shenai #define TDUE_S 16 788f061de42SHariprasad Shenai #define TDUE_V(x) ((x) << TDUE_S) 789f061de42SHariprasad Shenai #define TDUE_F TDUE_V(1U) 790f7917c00SJeff Kirsher 79189c3a86cSHariprasad Shenai /* registers for module MC */ 79289c3a86cSHariprasad Shenai #define MC_INT_CAUSE_A 0x7518 79389c3a86cSHariprasad Shenai #define MC_P_INT_CAUSE_A 0x41318 794f7917c00SJeff Kirsher 79589c3a86cSHariprasad Shenai #define ECC_UE_INT_CAUSE_S 2 79689c3a86cSHariprasad Shenai #define ECC_UE_INT_CAUSE_V(x) ((x) << ECC_UE_INT_CAUSE_S) 79789c3a86cSHariprasad Shenai #define ECC_UE_INT_CAUSE_F ECC_UE_INT_CAUSE_V(1U) 798f7917c00SJeff Kirsher 79989c3a86cSHariprasad Shenai #define ECC_CE_INT_CAUSE_S 1 80089c3a86cSHariprasad Shenai #define ECC_CE_INT_CAUSE_V(x) ((x) << ECC_CE_INT_CAUSE_S) 80189c3a86cSHariprasad Shenai #define ECC_CE_INT_CAUSE_F ECC_CE_INT_CAUSE_V(1U) 802f7917c00SJeff Kirsher 80389c3a86cSHariprasad Shenai #define PERR_INT_CAUSE_S 0 80489c3a86cSHariprasad Shenai #define PERR_INT_CAUSE_V(x) ((x) << PERR_INT_CAUSE_S) 80589c3a86cSHariprasad Shenai #define PERR_INT_CAUSE_F PERR_INT_CAUSE_V(1U) 806f7917c00SJeff Kirsher 80789c3a86cSHariprasad Shenai #define MC_ECC_STATUS_A 0x751c 80889c3a86cSHariprasad Shenai #define MC_P_ECC_STATUS_A 0x4131c 809f7917c00SJeff Kirsher 81089c3a86cSHariprasad Shenai #define ECC_CECNT_S 16 81189c3a86cSHariprasad Shenai #define ECC_CECNT_M 0xffffU 81289c3a86cSHariprasad Shenai #define ECC_CECNT_V(x) ((x) << ECC_CECNT_S) 81389c3a86cSHariprasad Shenai #define ECC_CECNT_G(x) (((x) >> ECC_CECNT_S) & ECC_CECNT_M) 81489c3a86cSHariprasad Shenai 81589c3a86cSHariprasad Shenai #define ECC_UECNT_S 0 81689c3a86cSHariprasad Shenai #define ECC_UECNT_M 0xffffU 81789c3a86cSHariprasad Shenai #define ECC_UECNT_V(x) ((x) << ECC_UECNT_S) 81889c3a86cSHariprasad Shenai #define ECC_UECNT_G(x) (((x) >> ECC_UECNT_S) & ECC_UECNT_M) 81989c3a86cSHariprasad Shenai 82089c3a86cSHariprasad Shenai #define MC_BIST_CMD_A 0x7600 82189c3a86cSHariprasad Shenai 82289c3a86cSHariprasad Shenai #define START_BIST_S 31 82389c3a86cSHariprasad Shenai #define START_BIST_V(x) ((x) << START_BIST_S) 82489c3a86cSHariprasad Shenai #define START_BIST_F START_BIST_V(1U) 82589c3a86cSHariprasad Shenai 82689c3a86cSHariprasad Shenai #define BIST_CMD_GAP_S 8 82789c3a86cSHariprasad Shenai #define BIST_CMD_GAP_V(x) ((x) << BIST_CMD_GAP_S) 82889c3a86cSHariprasad Shenai 82989c3a86cSHariprasad Shenai #define BIST_OPCODE_S 0 83089c3a86cSHariprasad Shenai #define BIST_OPCODE_V(x) ((x) << BIST_OPCODE_S) 83189c3a86cSHariprasad Shenai 83289c3a86cSHariprasad Shenai #define MC_BIST_CMD_ADDR_A 0x7604 83389c3a86cSHariprasad Shenai #define MC_BIST_CMD_LEN_A 0x7608 83489c3a86cSHariprasad Shenai #define MC_BIST_DATA_PATTERN_A 0x760c 83589c3a86cSHariprasad Shenai 83689c3a86cSHariprasad Shenai #define MC_BIST_STATUS_RDATA_A 0x7688 83789c3a86cSHariprasad Shenai 83889c3a86cSHariprasad Shenai /* registers for module MA */ 8396559a7e8SHariprasad Shenai #define MA_EDRAM0_BAR_A 0x77c0 840b2decaddSSantosh Rastapur 8416559a7e8SHariprasad Shenai #define EDRAM0_SIZE_S 0 8426559a7e8SHariprasad Shenai #define EDRAM0_SIZE_M 0xfffU 8436559a7e8SHariprasad Shenai #define EDRAM0_SIZE_V(x) ((x) << EDRAM0_SIZE_S) 8446559a7e8SHariprasad Shenai #define EDRAM0_SIZE_G(x) (((x) >> EDRAM0_SIZE_S) & EDRAM0_SIZE_M) 845f7917c00SJeff Kirsher 8466559a7e8SHariprasad Shenai #define MA_EDRAM1_BAR_A 0x77c4 8476559a7e8SHariprasad Shenai 8486559a7e8SHariprasad Shenai #define EDRAM1_SIZE_S 0 8496559a7e8SHariprasad Shenai #define EDRAM1_SIZE_M 0xfffU 8506559a7e8SHariprasad Shenai #define EDRAM1_SIZE_V(x) ((x) << EDRAM1_SIZE_S) 8516559a7e8SHariprasad Shenai #define EDRAM1_SIZE_G(x) (((x) >> EDRAM1_SIZE_S) & EDRAM1_SIZE_M) 8526559a7e8SHariprasad Shenai 8536559a7e8SHariprasad Shenai #define MA_EXT_MEMORY_BAR_A 0x77c8 8546559a7e8SHariprasad Shenai 8556559a7e8SHariprasad Shenai #define EXT_MEM_SIZE_S 0 8566559a7e8SHariprasad Shenai #define EXT_MEM_SIZE_M 0xfffU 8576559a7e8SHariprasad Shenai #define EXT_MEM_SIZE_V(x) ((x) << EXT_MEM_SIZE_S) 8586559a7e8SHariprasad Shenai #define EXT_MEM_SIZE_G(x) (((x) >> EXT_MEM_SIZE_S) & EXT_MEM_SIZE_M) 8596559a7e8SHariprasad Shenai 8606559a7e8SHariprasad Shenai #define MA_EXT_MEMORY1_BAR_A 0x7808 8616559a7e8SHariprasad Shenai 8626559a7e8SHariprasad Shenai #define EXT_MEM1_SIZE_S 0 8636559a7e8SHariprasad Shenai #define EXT_MEM1_SIZE_M 0xfffU 8646559a7e8SHariprasad Shenai #define EXT_MEM1_SIZE_V(x) ((x) << EXT_MEM1_SIZE_S) 8656559a7e8SHariprasad Shenai #define EXT_MEM1_SIZE_G(x) (((x) >> EXT_MEM1_SIZE_S) & EXT_MEM1_SIZE_M) 8666559a7e8SHariprasad Shenai 8676559a7e8SHariprasad Shenai #define MA_EXT_MEMORY0_BAR_A 0x77c8 8686559a7e8SHariprasad Shenai 8696559a7e8SHariprasad Shenai #define EXT_MEM0_SIZE_S 0 8706559a7e8SHariprasad Shenai #define EXT_MEM0_SIZE_M 0xfffU 8716559a7e8SHariprasad Shenai #define EXT_MEM0_SIZE_V(x) ((x) << EXT_MEM0_SIZE_S) 8726559a7e8SHariprasad Shenai #define EXT_MEM0_SIZE_G(x) (((x) >> EXT_MEM0_SIZE_S) & EXT_MEM0_SIZE_M) 8736559a7e8SHariprasad Shenai 8746559a7e8SHariprasad Shenai #define MA_TARGET_MEM_ENABLE_A 0x77d8 8756559a7e8SHariprasad Shenai 8766559a7e8SHariprasad Shenai #define EXT_MEM_ENABLE_S 2 8776559a7e8SHariprasad Shenai #define EXT_MEM_ENABLE_V(x) ((x) << EXT_MEM_ENABLE_S) 8786559a7e8SHariprasad Shenai #define EXT_MEM_ENABLE_F EXT_MEM_ENABLE_V(1U) 8796559a7e8SHariprasad Shenai 8806559a7e8SHariprasad Shenai #define EDRAM1_ENABLE_S 1 8816559a7e8SHariprasad Shenai #define EDRAM1_ENABLE_V(x) ((x) << EDRAM1_ENABLE_S) 8826559a7e8SHariprasad Shenai #define EDRAM1_ENABLE_F EDRAM1_ENABLE_V(1U) 8836559a7e8SHariprasad Shenai 8846559a7e8SHariprasad Shenai #define EDRAM0_ENABLE_S 0 8856559a7e8SHariprasad Shenai #define EDRAM0_ENABLE_V(x) ((x) << EDRAM0_ENABLE_S) 8866559a7e8SHariprasad Shenai #define EDRAM0_ENABLE_F EDRAM0_ENABLE_V(1U) 8876559a7e8SHariprasad Shenai 8886559a7e8SHariprasad Shenai #define EXT_MEM1_ENABLE_S 4 8896559a7e8SHariprasad Shenai #define EXT_MEM1_ENABLE_V(x) ((x) << EXT_MEM1_ENABLE_S) 8906559a7e8SHariprasad Shenai #define EXT_MEM1_ENABLE_F EXT_MEM1_ENABLE_V(1U) 8916559a7e8SHariprasad Shenai 8926559a7e8SHariprasad Shenai #define EXT_MEM0_ENABLE_S 2 8936559a7e8SHariprasad Shenai #define EXT_MEM0_ENABLE_V(x) ((x) << EXT_MEM0_ENABLE_S) 8946559a7e8SHariprasad Shenai #define EXT_MEM0_ENABLE_F EXT_MEM0_ENABLE_V(1U) 895f7917c00SJeff Kirsher 89689c3a86cSHariprasad Shenai #define MA_INT_CAUSE_A 0x77e0 897f7917c00SJeff Kirsher 89889c3a86cSHariprasad Shenai #define MEM_PERR_INT_CAUSE_S 1 89989c3a86cSHariprasad Shenai #define MEM_PERR_INT_CAUSE_V(x) ((x) << MEM_PERR_INT_CAUSE_S) 90089c3a86cSHariprasad Shenai #define MEM_PERR_INT_CAUSE_F MEM_PERR_INT_CAUSE_V(1U) 901f7917c00SJeff Kirsher 90289c3a86cSHariprasad Shenai #define MEM_WRAP_INT_CAUSE_S 0 90389c3a86cSHariprasad Shenai #define MEM_WRAP_INT_CAUSE_V(x) ((x) << MEM_WRAP_INT_CAUSE_S) 90489c3a86cSHariprasad Shenai #define MEM_WRAP_INT_CAUSE_F MEM_WRAP_INT_CAUSE_V(1U) 90589c3a86cSHariprasad Shenai 90689c3a86cSHariprasad Shenai #define MA_INT_WRAP_STATUS_A 0x77e4 90789c3a86cSHariprasad Shenai 90889c3a86cSHariprasad Shenai #define MEM_WRAP_ADDRESS_S 4 90989c3a86cSHariprasad Shenai #define MEM_WRAP_ADDRESS_M 0xfffffffU 91089c3a86cSHariprasad Shenai #define MEM_WRAP_ADDRESS_G(x) (((x) >> MEM_WRAP_ADDRESS_S) & MEM_WRAP_ADDRESS_M) 91189c3a86cSHariprasad Shenai 91289c3a86cSHariprasad Shenai #define MEM_WRAP_CLIENT_NUM_S 0 91389c3a86cSHariprasad Shenai #define MEM_WRAP_CLIENT_NUM_M 0xfU 91489c3a86cSHariprasad Shenai #define MEM_WRAP_CLIENT_NUM_G(x) \ 91589c3a86cSHariprasad Shenai (((x) >> MEM_WRAP_CLIENT_NUM_S) & MEM_WRAP_CLIENT_NUM_M) 91689c3a86cSHariprasad Shenai 91789c3a86cSHariprasad Shenai #define MA_PARITY_ERROR_STATUS_A 0x77f4 91889c3a86cSHariprasad Shenai #define MA_PARITY_ERROR_STATUS1_A 0x77f4 91989c3a86cSHariprasad Shenai #define MA_PARITY_ERROR_STATUS2_A 0x7804 92089c3a86cSHariprasad Shenai 92189c3a86cSHariprasad Shenai /* registers for module EDC_0 */ 922f7917c00SJeff Kirsher #define EDC_0_BASE_ADDR 0x7900 923f7917c00SJeff Kirsher 92489c3a86cSHariprasad Shenai #define EDC_BIST_CMD_A 0x7904 92589c3a86cSHariprasad Shenai #define EDC_BIST_CMD_ADDR_A 0x7908 92689c3a86cSHariprasad Shenai #define EDC_BIST_CMD_LEN_A 0x790c 92789c3a86cSHariprasad Shenai #define EDC_BIST_DATA_PATTERN_A 0x7910 92889c3a86cSHariprasad Shenai #define EDC_BIST_STATUS_RDATA_A 0x7928 92989c3a86cSHariprasad Shenai #define EDC_INT_CAUSE_A 0x7978 930f7917c00SJeff Kirsher 93189c3a86cSHariprasad Shenai #define ECC_UE_PAR_S 5 93289c3a86cSHariprasad Shenai #define ECC_UE_PAR_V(x) ((x) << ECC_UE_PAR_S) 93389c3a86cSHariprasad Shenai #define ECC_UE_PAR_F ECC_UE_PAR_V(1U) 934f7917c00SJeff Kirsher 93589c3a86cSHariprasad Shenai #define ECC_CE_PAR_S 4 93689c3a86cSHariprasad Shenai #define ECC_CE_PAR_V(x) ((x) << ECC_CE_PAR_S) 93789c3a86cSHariprasad Shenai #define ECC_CE_PAR_F ECC_CE_PAR_V(1U) 93889c3a86cSHariprasad Shenai 93989c3a86cSHariprasad Shenai #define PERR_PAR_CAUSE_S 3 94089c3a86cSHariprasad Shenai #define PERR_PAR_CAUSE_V(x) ((x) << PERR_PAR_CAUSE_S) 94189c3a86cSHariprasad Shenai #define PERR_PAR_CAUSE_F PERR_PAR_CAUSE_V(1U) 94289c3a86cSHariprasad Shenai 94389c3a86cSHariprasad Shenai #define EDC_ECC_STATUS_A 0x797c 94489c3a86cSHariprasad Shenai 94589c3a86cSHariprasad Shenai /* registers for module EDC_1 */ 946f7917c00SJeff Kirsher #define EDC_1_BASE_ADDR 0x7980 947f7917c00SJeff Kirsher 94889c3a86cSHariprasad Shenai /* registers for module CIM */ 94989c3a86cSHariprasad Shenai #define CIM_BOOT_CFG_A 0x7b00 950f7917c00SJeff Kirsher 95189c3a86cSHariprasad Shenai #define BOOTADDR_M 0xffffff00U 952f7917c00SJeff Kirsher 95389c3a86cSHariprasad Shenai #define UPCRST_S 0 95489c3a86cSHariprasad Shenai #define UPCRST_V(x) ((x) << UPCRST_S) 95589c3a86cSHariprasad Shenai #define UPCRST_F UPCRST_V(1U) 956ce91a923SNaresh Kumar Inna 95789c3a86cSHariprasad Shenai #define CIM_PF_MAILBOX_DATA_A 0x240 95889c3a86cSHariprasad Shenai #define CIM_PF_MAILBOX_CTRL_A 0x280 959f7917c00SJeff Kirsher 96089c3a86cSHariprasad Shenai #define MBMSGVALID_S 3 96189c3a86cSHariprasad Shenai #define MBMSGVALID_V(x) ((x) << MBMSGVALID_S) 96289c3a86cSHariprasad Shenai #define MBMSGVALID_F MBMSGVALID_V(1U) 963f7917c00SJeff Kirsher 96489c3a86cSHariprasad Shenai #define MBINTREQ_S 2 96589c3a86cSHariprasad Shenai #define MBINTREQ_V(x) ((x) << MBINTREQ_S) 96689c3a86cSHariprasad Shenai #define MBINTREQ_F MBINTREQ_V(1U) 96789c3a86cSHariprasad Shenai 96889c3a86cSHariprasad Shenai #define MBOWNER_S 0 96989c3a86cSHariprasad Shenai #define MBOWNER_M 0x3U 97089c3a86cSHariprasad Shenai #define MBOWNER_V(x) ((x) << MBOWNER_S) 97189c3a86cSHariprasad Shenai #define MBOWNER_G(x) (((x) >> MBOWNER_S) & MBOWNER_M) 97289c3a86cSHariprasad Shenai 97389c3a86cSHariprasad Shenai #define CIM_PF_HOST_INT_ENABLE_A 0x288 97489c3a86cSHariprasad Shenai 97589c3a86cSHariprasad Shenai #define MBMSGRDYINTEN_S 19 97689c3a86cSHariprasad Shenai #define MBMSGRDYINTEN_V(x) ((x) << MBMSGRDYINTEN_S) 97789c3a86cSHariprasad Shenai #define MBMSGRDYINTEN_F MBMSGRDYINTEN_V(1U) 97889c3a86cSHariprasad Shenai 97989c3a86cSHariprasad Shenai #define CIM_PF_HOST_INT_CAUSE_A 0x28c 98089c3a86cSHariprasad Shenai 98189c3a86cSHariprasad Shenai #define MBMSGRDYINT_S 19 98289c3a86cSHariprasad Shenai #define MBMSGRDYINT_V(x) ((x) << MBMSGRDYINT_S) 98389c3a86cSHariprasad Shenai #define MBMSGRDYINT_F MBMSGRDYINT_V(1U) 98489c3a86cSHariprasad Shenai 98589c3a86cSHariprasad Shenai #define CIM_HOST_INT_CAUSE_A 0x7b2c 98689c3a86cSHariprasad Shenai 98789c3a86cSHariprasad Shenai #define TIEQOUTPARERRINT_S 20 98889c3a86cSHariprasad Shenai #define TIEQOUTPARERRINT_V(x) ((x) << TIEQOUTPARERRINT_S) 98989c3a86cSHariprasad Shenai #define TIEQOUTPARERRINT_F TIEQOUTPARERRINT_V(1U) 99089c3a86cSHariprasad Shenai 99189c3a86cSHariprasad Shenai #define TIEQINPARERRINT_S 19 99289c3a86cSHariprasad Shenai #define TIEQINPARERRINT_V(x) ((x) << TIEQINPARERRINT_S) 99389c3a86cSHariprasad Shenai #define TIEQINPARERRINT_F TIEQINPARERRINT_V(1U) 99489c3a86cSHariprasad Shenai 99589c3a86cSHariprasad Shenai #define PREFDROPINT_S 1 99689c3a86cSHariprasad Shenai #define PREFDROPINT_V(x) ((x) << PREFDROPINT_S) 99789c3a86cSHariprasad Shenai #define PREFDROPINT_F PREFDROPINT_V(1U) 99889c3a86cSHariprasad Shenai 99989c3a86cSHariprasad Shenai #define UPACCNONZERO_S 0 100089c3a86cSHariprasad Shenai #define UPACCNONZERO_V(x) ((x) << UPACCNONZERO_S) 100189c3a86cSHariprasad Shenai #define UPACCNONZERO_F UPACCNONZERO_V(1U) 100289c3a86cSHariprasad Shenai 100389c3a86cSHariprasad Shenai #define MBHOSTPARERR_S 18 100489c3a86cSHariprasad Shenai #define MBHOSTPARERR_V(x) ((x) << MBHOSTPARERR_S) 100589c3a86cSHariprasad Shenai #define MBHOSTPARERR_F MBHOSTPARERR_V(1U) 100689c3a86cSHariprasad Shenai 100789c3a86cSHariprasad Shenai #define MBUPPARERR_S 17 100889c3a86cSHariprasad Shenai #define MBUPPARERR_V(x) ((x) << MBUPPARERR_S) 100989c3a86cSHariprasad Shenai #define MBUPPARERR_F MBUPPARERR_V(1U) 101089c3a86cSHariprasad Shenai 101189c3a86cSHariprasad Shenai #define IBQTP0PARERR_S 16 101289c3a86cSHariprasad Shenai #define IBQTP0PARERR_V(x) ((x) << IBQTP0PARERR_S) 101389c3a86cSHariprasad Shenai #define IBQTP0PARERR_F IBQTP0PARERR_V(1U) 101489c3a86cSHariprasad Shenai 101589c3a86cSHariprasad Shenai #define IBQTP1PARERR_S 15 101689c3a86cSHariprasad Shenai #define IBQTP1PARERR_V(x) ((x) << IBQTP1PARERR_S) 101789c3a86cSHariprasad Shenai #define IBQTP1PARERR_F IBQTP1PARERR_V(1U) 101889c3a86cSHariprasad Shenai 101989c3a86cSHariprasad Shenai #define IBQULPPARERR_S 14 102089c3a86cSHariprasad Shenai #define IBQULPPARERR_V(x) ((x) << IBQULPPARERR_S) 102189c3a86cSHariprasad Shenai #define IBQULPPARERR_F IBQULPPARERR_V(1U) 102289c3a86cSHariprasad Shenai 102389c3a86cSHariprasad Shenai #define IBQSGELOPARERR_S 13 102489c3a86cSHariprasad Shenai #define IBQSGELOPARERR_V(x) ((x) << IBQSGELOPARERR_S) 102589c3a86cSHariprasad Shenai #define IBQSGELOPARERR_F IBQSGELOPARERR_V(1U) 102689c3a86cSHariprasad Shenai 102789c3a86cSHariprasad Shenai #define IBQSGEHIPARERR_S 12 102889c3a86cSHariprasad Shenai #define IBQSGEHIPARERR_V(x) ((x) << IBQSGEHIPARERR_S) 102989c3a86cSHariprasad Shenai #define IBQSGEHIPARERR_F IBQSGEHIPARERR_V(1U) 103089c3a86cSHariprasad Shenai 103189c3a86cSHariprasad Shenai #define IBQNCSIPARERR_S 11 103289c3a86cSHariprasad Shenai #define IBQNCSIPARERR_V(x) ((x) << IBQNCSIPARERR_S) 103389c3a86cSHariprasad Shenai #define IBQNCSIPARERR_F IBQNCSIPARERR_V(1U) 103489c3a86cSHariprasad Shenai 103589c3a86cSHariprasad Shenai #define OBQULP0PARERR_S 10 103689c3a86cSHariprasad Shenai #define OBQULP0PARERR_V(x) ((x) << OBQULP0PARERR_S) 103789c3a86cSHariprasad Shenai #define OBQULP0PARERR_F OBQULP0PARERR_V(1U) 103889c3a86cSHariprasad Shenai 103989c3a86cSHariprasad Shenai #define OBQULP1PARERR_S 9 104089c3a86cSHariprasad Shenai #define OBQULP1PARERR_V(x) ((x) << OBQULP1PARERR_S) 104189c3a86cSHariprasad Shenai #define OBQULP1PARERR_F OBQULP1PARERR_V(1U) 104289c3a86cSHariprasad Shenai 104389c3a86cSHariprasad Shenai #define OBQULP2PARERR_S 8 104489c3a86cSHariprasad Shenai #define OBQULP2PARERR_V(x) ((x) << OBQULP2PARERR_S) 104589c3a86cSHariprasad Shenai #define OBQULP2PARERR_F OBQULP2PARERR_V(1U) 104689c3a86cSHariprasad Shenai 104789c3a86cSHariprasad Shenai #define OBQULP3PARERR_S 7 104889c3a86cSHariprasad Shenai #define OBQULP3PARERR_V(x) ((x) << OBQULP3PARERR_S) 104989c3a86cSHariprasad Shenai #define OBQULP3PARERR_F OBQULP3PARERR_V(1U) 105089c3a86cSHariprasad Shenai 105189c3a86cSHariprasad Shenai #define OBQSGEPARERR_S 6 105289c3a86cSHariprasad Shenai #define OBQSGEPARERR_V(x) ((x) << OBQSGEPARERR_S) 105389c3a86cSHariprasad Shenai #define OBQSGEPARERR_F OBQSGEPARERR_V(1U) 105489c3a86cSHariprasad Shenai 105589c3a86cSHariprasad Shenai #define OBQNCSIPARERR_S 5 105689c3a86cSHariprasad Shenai #define OBQNCSIPARERR_V(x) ((x) << OBQNCSIPARERR_S) 105789c3a86cSHariprasad Shenai #define OBQNCSIPARERR_F OBQNCSIPARERR_V(1U) 105889c3a86cSHariprasad Shenai 105989c3a86cSHariprasad Shenai #define CIM_HOST_UPACC_INT_CAUSE_A 0x7b34 106089c3a86cSHariprasad Shenai 106189c3a86cSHariprasad Shenai #define EEPROMWRINT_S 30 106289c3a86cSHariprasad Shenai #define EEPROMWRINT_V(x) ((x) << EEPROMWRINT_S) 106389c3a86cSHariprasad Shenai #define EEPROMWRINT_F EEPROMWRINT_V(1U) 106489c3a86cSHariprasad Shenai 106589c3a86cSHariprasad Shenai #define TIMEOUTMAINT_S 29 106689c3a86cSHariprasad Shenai #define TIMEOUTMAINT_V(x) ((x) << TIMEOUTMAINT_S) 106789c3a86cSHariprasad Shenai #define TIMEOUTMAINT_F TIMEOUTMAINT_V(1U) 106889c3a86cSHariprasad Shenai 106989c3a86cSHariprasad Shenai #define TIMEOUTINT_S 28 107089c3a86cSHariprasad Shenai #define TIMEOUTINT_V(x) ((x) << TIMEOUTINT_S) 107189c3a86cSHariprasad Shenai #define TIMEOUTINT_F TIMEOUTINT_V(1U) 107289c3a86cSHariprasad Shenai 107389c3a86cSHariprasad Shenai #define RSPOVRLOOKUPINT_S 27 107489c3a86cSHariprasad Shenai #define RSPOVRLOOKUPINT_V(x) ((x) << RSPOVRLOOKUPINT_S) 107589c3a86cSHariprasad Shenai #define RSPOVRLOOKUPINT_F RSPOVRLOOKUPINT_V(1U) 107689c3a86cSHariprasad Shenai 107789c3a86cSHariprasad Shenai #define REQOVRLOOKUPINT_S 26 107889c3a86cSHariprasad Shenai #define REQOVRLOOKUPINT_V(x) ((x) << REQOVRLOOKUPINT_S) 107989c3a86cSHariprasad Shenai #define REQOVRLOOKUPINT_F REQOVRLOOKUPINT_V(1U) 108089c3a86cSHariprasad Shenai 108189c3a86cSHariprasad Shenai #define BLKWRPLINT_S 25 108289c3a86cSHariprasad Shenai #define BLKWRPLINT_V(x) ((x) << BLKWRPLINT_S) 108389c3a86cSHariprasad Shenai #define BLKWRPLINT_F BLKWRPLINT_V(1U) 108489c3a86cSHariprasad Shenai 108589c3a86cSHariprasad Shenai #define BLKRDPLINT_S 24 108689c3a86cSHariprasad Shenai #define BLKRDPLINT_V(x) ((x) << BLKRDPLINT_S) 108789c3a86cSHariprasad Shenai #define BLKRDPLINT_F BLKRDPLINT_V(1U) 108889c3a86cSHariprasad Shenai 108989c3a86cSHariprasad Shenai #define SGLWRPLINT_S 23 109089c3a86cSHariprasad Shenai #define SGLWRPLINT_V(x) ((x) << SGLWRPLINT_S) 109189c3a86cSHariprasad Shenai #define SGLWRPLINT_F SGLWRPLINT_V(1U) 109289c3a86cSHariprasad Shenai 109389c3a86cSHariprasad Shenai #define SGLRDPLINT_S 22 109489c3a86cSHariprasad Shenai #define SGLRDPLINT_V(x) ((x) << SGLRDPLINT_S) 109589c3a86cSHariprasad Shenai #define SGLRDPLINT_F SGLRDPLINT_V(1U) 109689c3a86cSHariprasad Shenai 109789c3a86cSHariprasad Shenai #define BLKWRCTLINT_S 21 109889c3a86cSHariprasad Shenai #define BLKWRCTLINT_V(x) ((x) << BLKWRCTLINT_S) 109989c3a86cSHariprasad Shenai #define BLKWRCTLINT_F BLKWRCTLINT_V(1U) 110089c3a86cSHariprasad Shenai 110189c3a86cSHariprasad Shenai #define BLKRDCTLINT_S 20 110289c3a86cSHariprasad Shenai #define BLKRDCTLINT_V(x) ((x) << BLKRDCTLINT_S) 110389c3a86cSHariprasad Shenai #define BLKRDCTLINT_F BLKRDCTLINT_V(1U) 110489c3a86cSHariprasad Shenai 110589c3a86cSHariprasad Shenai #define SGLWRCTLINT_S 19 110689c3a86cSHariprasad Shenai #define SGLWRCTLINT_V(x) ((x) << SGLWRCTLINT_S) 110789c3a86cSHariprasad Shenai #define SGLWRCTLINT_F SGLWRCTLINT_V(1U) 110889c3a86cSHariprasad Shenai 110989c3a86cSHariprasad Shenai #define SGLRDCTLINT_S 18 111089c3a86cSHariprasad Shenai #define SGLRDCTLINT_V(x) ((x) << SGLRDCTLINT_S) 111189c3a86cSHariprasad Shenai #define SGLRDCTLINT_F SGLRDCTLINT_V(1U) 111289c3a86cSHariprasad Shenai 111389c3a86cSHariprasad Shenai #define BLKWREEPROMINT_S 17 111489c3a86cSHariprasad Shenai #define BLKWREEPROMINT_V(x) ((x) << BLKWREEPROMINT_S) 111589c3a86cSHariprasad Shenai #define BLKWREEPROMINT_F BLKWREEPROMINT_V(1U) 111689c3a86cSHariprasad Shenai 111789c3a86cSHariprasad Shenai #define BLKRDEEPROMINT_S 16 111889c3a86cSHariprasad Shenai #define BLKRDEEPROMINT_V(x) ((x) << BLKRDEEPROMINT_S) 111989c3a86cSHariprasad Shenai #define BLKRDEEPROMINT_F BLKRDEEPROMINT_V(1U) 112089c3a86cSHariprasad Shenai 112189c3a86cSHariprasad Shenai #define SGLWREEPROMINT_S 15 112289c3a86cSHariprasad Shenai #define SGLWREEPROMINT_V(x) ((x) << SGLWREEPROMINT_S) 112389c3a86cSHariprasad Shenai #define SGLWREEPROMINT_F SGLWREEPROMINT_V(1U) 112489c3a86cSHariprasad Shenai 112589c3a86cSHariprasad Shenai #define SGLRDEEPROMINT_S 14 112689c3a86cSHariprasad Shenai #define SGLRDEEPROMINT_V(x) ((x) << SGLRDEEPROMINT_S) 112789c3a86cSHariprasad Shenai #define SGLRDEEPROMINT_F SGLRDEEPROMINT_V(1U) 112889c3a86cSHariprasad Shenai 112989c3a86cSHariprasad Shenai #define BLKWRFLASHINT_S 13 113089c3a86cSHariprasad Shenai #define BLKWRFLASHINT_V(x) ((x) << BLKWRFLASHINT_S) 113189c3a86cSHariprasad Shenai #define BLKWRFLASHINT_F BLKWRFLASHINT_V(1U) 113289c3a86cSHariprasad Shenai 113389c3a86cSHariprasad Shenai #define BLKRDFLASHINT_S 12 113489c3a86cSHariprasad Shenai #define BLKRDFLASHINT_V(x) ((x) << BLKRDFLASHINT_S) 113589c3a86cSHariprasad Shenai #define BLKRDFLASHINT_F BLKRDFLASHINT_V(1U) 113689c3a86cSHariprasad Shenai 113789c3a86cSHariprasad Shenai #define SGLWRFLASHINT_S 11 113889c3a86cSHariprasad Shenai #define SGLWRFLASHINT_V(x) ((x) << SGLWRFLASHINT_S) 113989c3a86cSHariprasad Shenai #define SGLWRFLASHINT_F SGLWRFLASHINT_V(1U) 114089c3a86cSHariprasad Shenai 114189c3a86cSHariprasad Shenai #define SGLRDFLASHINT_S 10 114289c3a86cSHariprasad Shenai #define SGLRDFLASHINT_V(x) ((x) << SGLRDFLASHINT_S) 114389c3a86cSHariprasad Shenai #define SGLRDFLASHINT_F SGLRDFLASHINT_V(1U) 114489c3a86cSHariprasad Shenai 114589c3a86cSHariprasad Shenai #define BLKWRBOOTINT_S 9 114689c3a86cSHariprasad Shenai #define BLKWRBOOTINT_V(x) ((x) << BLKWRBOOTINT_S) 114789c3a86cSHariprasad Shenai #define BLKWRBOOTINT_F BLKWRBOOTINT_V(1U) 114889c3a86cSHariprasad Shenai 114989c3a86cSHariprasad Shenai #define BLKRDBOOTINT_S 8 115089c3a86cSHariprasad Shenai #define BLKRDBOOTINT_V(x) ((x) << BLKRDBOOTINT_S) 115189c3a86cSHariprasad Shenai #define BLKRDBOOTINT_F BLKRDBOOTINT_V(1U) 115289c3a86cSHariprasad Shenai 115389c3a86cSHariprasad Shenai #define SGLWRBOOTINT_S 7 115489c3a86cSHariprasad Shenai #define SGLWRBOOTINT_V(x) ((x) << SGLWRBOOTINT_S) 115589c3a86cSHariprasad Shenai #define SGLWRBOOTINT_F SGLWRBOOTINT_V(1U) 115689c3a86cSHariprasad Shenai 115789c3a86cSHariprasad Shenai #define SGLRDBOOTINT_S 6 115889c3a86cSHariprasad Shenai #define SGLRDBOOTINT_V(x) ((x) << SGLRDBOOTINT_S) 115989c3a86cSHariprasad Shenai #define SGLRDBOOTINT_F SGLRDBOOTINT_V(1U) 116089c3a86cSHariprasad Shenai 116189c3a86cSHariprasad Shenai #define ILLWRBEINT_S 5 116289c3a86cSHariprasad Shenai #define ILLWRBEINT_V(x) ((x) << ILLWRBEINT_S) 116389c3a86cSHariprasad Shenai #define ILLWRBEINT_F ILLWRBEINT_V(1U) 116489c3a86cSHariprasad Shenai 116589c3a86cSHariprasad Shenai #define ILLRDBEINT_S 4 116689c3a86cSHariprasad Shenai #define ILLRDBEINT_V(x) ((x) << ILLRDBEINT_S) 116789c3a86cSHariprasad Shenai #define ILLRDBEINT_F ILLRDBEINT_V(1U) 116889c3a86cSHariprasad Shenai 116989c3a86cSHariprasad Shenai #define ILLRDINT_S 3 117089c3a86cSHariprasad Shenai #define ILLRDINT_V(x) ((x) << ILLRDINT_S) 117189c3a86cSHariprasad Shenai #define ILLRDINT_F ILLRDINT_V(1U) 117289c3a86cSHariprasad Shenai 117389c3a86cSHariprasad Shenai #define ILLWRINT_S 2 117489c3a86cSHariprasad Shenai #define ILLWRINT_V(x) ((x) << ILLWRINT_S) 117589c3a86cSHariprasad Shenai #define ILLWRINT_F ILLWRINT_V(1U) 117689c3a86cSHariprasad Shenai 117789c3a86cSHariprasad Shenai #define ILLTRANSINT_S 1 117889c3a86cSHariprasad Shenai #define ILLTRANSINT_V(x) ((x) << ILLTRANSINT_S) 117989c3a86cSHariprasad Shenai #define ILLTRANSINT_F ILLTRANSINT_V(1U) 118089c3a86cSHariprasad Shenai 118189c3a86cSHariprasad Shenai #define RSVDSPACEINT_S 0 118289c3a86cSHariprasad Shenai #define RSVDSPACEINT_V(x) ((x) << RSVDSPACEINT_S) 118389c3a86cSHariprasad Shenai #define RSVDSPACEINT_F RSVDSPACEINT_V(1U) 1184f7917c00SJeff Kirsher 1185837e4a42SHariprasad Shenai /* registers for module TP */ 1186837e4a42SHariprasad Shenai #define TP_OUT_CONFIG_A 0x7d04 1187837e4a42SHariprasad Shenai #define TP_GLOBAL_CONFIG_A 0x7d08 1188f7917c00SJeff Kirsher 1189837e4a42SHariprasad Shenai #define FIVETUPLELOOKUP_S 17 1190837e4a42SHariprasad Shenai #define FIVETUPLELOOKUP_M 0x3U 1191837e4a42SHariprasad Shenai #define FIVETUPLELOOKUP_V(x) ((x) << FIVETUPLELOOKUP_S) 1192837e4a42SHariprasad Shenai #define FIVETUPLELOOKUP_G(x) (((x) >> FIVETUPLELOOKUP_S) & FIVETUPLELOOKUP_M) 119313ee15d3SVipul Pandya 1194837e4a42SHariprasad Shenai #define TP_PARA_REG2_A 0x7d68 1195f7917c00SJeff Kirsher 1196837e4a42SHariprasad Shenai #define MAXRXDATA_S 16 1197837e4a42SHariprasad Shenai #define MAXRXDATA_M 0xffffU 1198837e4a42SHariprasad Shenai #define MAXRXDATA_G(x) (((x) >> MAXRXDATA_S) & MAXRXDATA_M) 1199f7917c00SJeff Kirsher 1200837e4a42SHariprasad Shenai #define TP_TIMER_RESOLUTION_A 0x7d90 1201f7917c00SJeff Kirsher 1202837e4a42SHariprasad Shenai #define TIMERRESOLUTION_S 16 1203837e4a42SHariprasad Shenai #define TIMERRESOLUTION_M 0xffU 1204837e4a42SHariprasad Shenai #define TIMERRESOLUTION_G(x) (((x) >> TIMERRESOLUTION_S) & TIMERRESOLUTION_M) 1205f7917c00SJeff Kirsher 1206837e4a42SHariprasad Shenai #define DELAYEDACKRESOLUTION_S 0 1207837e4a42SHariprasad Shenai #define DELAYEDACKRESOLUTION_M 0xffU 1208837e4a42SHariprasad Shenai #define DELAYEDACKRESOLUTION_G(x) \ 1209837e4a42SHariprasad Shenai (((x) >> DELAYEDACKRESOLUTION_S) & DELAYEDACKRESOLUTION_M) 1210f7917c00SJeff Kirsher 1211837e4a42SHariprasad Shenai #define TP_SHIFT_CNT_A 0x7dc0 1212f7917c00SJeff Kirsher 1213837e4a42SHariprasad Shenai #define SYNSHIFTMAX_S 24 1214837e4a42SHariprasad Shenai #define SYNSHIFTMAX_M 0xffU 1215837e4a42SHariprasad Shenai #define SYNSHIFTMAX_V(x) ((x) << SYNSHIFTMAX_S) 1216837e4a42SHariprasad Shenai #define SYNSHIFTMAX_G(x) (((x) >> SYNSHIFTMAX_S) & SYNSHIFTMAX_M) 121713ee15d3SVipul Pandya 1218837e4a42SHariprasad Shenai #define RXTSHIFTMAXR1_S 20 1219837e4a42SHariprasad Shenai #define RXTSHIFTMAXR1_M 0xfU 1220837e4a42SHariprasad Shenai #define RXTSHIFTMAXR1_V(x) ((x) << RXTSHIFTMAXR1_S) 1221837e4a42SHariprasad Shenai #define RXTSHIFTMAXR1_G(x) (((x) >> RXTSHIFTMAXR1_S) & RXTSHIFTMAXR1_M) 1222f7917c00SJeff Kirsher 1223837e4a42SHariprasad Shenai #define RXTSHIFTMAXR2_S 16 1224837e4a42SHariprasad Shenai #define RXTSHIFTMAXR2_M 0xfU 1225837e4a42SHariprasad Shenai #define RXTSHIFTMAXR2_V(x) ((x) << RXTSHIFTMAXR2_S) 1226837e4a42SHariprasad Shenai #define RXTSHIFTMAXR2_G(x) (((x) >> RXTSHIFTMAXR2_S) & RXTSHIFTMAXR2_M) 1227f7917c00SJeff Kirsher 1228837e4a42SHariprasad Shenai #define PERSHIFTBACKOFFMAX_S 12 1229837e4a42SHariprasad Shenai #define PERSHIFTBACKOFFMAX_M 0xfU 1230837e4a42SHariprasad Shenai #define PERSHIFTBACKOFFMAX_V(x) ((x) << PERSHIFTBACKOFFMAX_S) 1231837e4a42SHariprasad Shenai #define PERSHIFTBACKOFFMAX_G(x) \ 1232837e4a42SHariprasad Shenai (((x) >> PERSHIFTBACKOFFMAX_S) & PERSHIFTBACKOFFMAX_M) 1233f7917c00SJeff Kirsher 1234837e4a42SHariprasad Shenai #define PERSHIFTMAX_S 8 1235837e4a42SHariprasad Shenai #define PERSHIFTMAX_M 0xfU 1236837e4a42SHariprasad Shenai #define PERSHIFTMAX_V(x) ((x) << PERSHIFTMAX_S) 1237837e4a42SHariprasad Shenai #define PERSHIFTMAX_G(x) (((x) >> PERSHIFTMAX_S) & PERSHIFTMAX_M) 1238f7917c00SJeff Kirsher 1239837e4a42SHariprasad Shenai #define KEEPALIVEMAXR1_S 4 1240837e4a42SHariprasad Shenai #define KEEPALIVEMAXR1_M 0xfU 1241837e4a42SHariprasad Shenai #define KEEPALIVEMAXR1_V(x) ((x) << KEEPALIVEMAXR1_S) 1242837e4a42SHariprasad Shenai #define KEEPALIVEMAXR1_G(x) (((x) >> KEEPALIVEMAXR1_S) & KEEPALIVEMAXR1_M) 1243837e4a42SHariprasad Shenai 1244837e4a42SHariprasad Shenai #define KEEPALIVEMAXR2_S 0 1245837e4a42SHariprasad Shenai #define KEEPALIVEMAXR2_M 0xfU 1246837e4a42SHariprasad Shenai #define KEEPALIVEMAXR2_V(x) ((x) << KEEPALIVEMAXR2_S) 1247837e4a42SHariprasad Shenai #define KEEPALIVEMAXR2_G(x) (((x) >> KEEPALIVEMAXR2_S) & KEEPALIVEMAXR2_M) 1248837e4a42SHariprasad Shenai 1249837e4a42SHariprasad Shenai #define TP_CCTRL_TABLE_A 0x7ddc 1250837e4a42SHariprasad Shenai #define TP_MTU_TABLE_A 0x7de4 1251837e4a42SHariprasad Shenai 1252837e4a42SHariprasad Shenai #define MTUINDEX_S 24 1253837e4a42SHariprasad Shenai #define MTUINDEX_V(x) ((x) << MTUINDEX_S) 1254837e4a42SHariprasad Shenai 1255837e4a42SHariprasad Shenai #define MTUWIDTH_S 16 1256837e4a42SHariprasad Shenai #define MTUWIDTH_M 0xfU 1257837e4a42SHariprasad Shenai #define MTUWIDTH_V(x) ((x) << MTUWIDTH_S) 1258837e4a42SHariprasad Shenai #define MTUWIDTH_G(x) (((x) >> MTUWIDTH_S) & MTUWIDTH_M) 1259837e4a42SHariprasad Shenai 1260837e4a42SHariprasad Shenai #define MTUVALUE_S 0 1261837e4a42SHariprasad Shenai #define MTUVALUE_M 0x3fffU 1262837e4a42SHariprasad Shenai #define MTUVALUE_V(x) ((x) << MTUVALUE_S) 1263837e4a42SHariprasad Shenai #define MTUVALUE_G(x) (((x) >> MTUVALUE_S) & MTUVALUE_M) 1264837e4a42SHariprasad Shenai 1265837e4a42SHariprasad Shenai #define TP_RSS_LKP_TABLE_A 0x7dec 1266837e4a42SHariprasad Shenai 1267837e4a42SHariprasad Shenai #define LKPTBLROWVLD_S 31 1268837e4a42SHariprasad Shenai #define LKPTBLROWVLD_V(x) ((x) << LKPTBLROWVLD_S) 1269837e4a42SHariprasad Shenai #define LKPTBLROWVLD_F LKPTBLROWVLD_V(1U) 1270837e4a42SHariprasad Shenai 1271837e4a42SHariprasad Shenai #define LKPTBLQUEUE1_S 10 1272837e4a42SHariprasad Shenai #define LKPTBLQUEUE1_M 0x3ffU 1273837e4a42SHariprasad Shenai #define LKPTBLQUEUE1_G(x) (((x) >> LKPTBLQUEUE1_S) & LKPTBLQUEUE1_M) 1274837e4a42SHariprasad Shenai 1275837e4a42SHariprasad Shenai #define LKPTBLQUEUE0_S 0 1276837e4a42SHariprasad Shenai #define LKPTBLQUEUE0_M 0x3ffU 1277837e4a42SHariprasad Shenai #define LKPTBLQUEUE0_G(x) (((x) >> LKPTBLQUEUE0_S) & LKPTBLQUEUE0_M) 1278837e4a42SHariprasad Shenai 1279837e4a42SHariprasad Shenai #define TP_PIO_ADDR_A 0x7e40 1280837e4a42SHariprasad Shenai #define TP_PIO_DATA_A 0x7e44 1281837e4a42SHariprasad Shenai #define TP_MIB_INDEX_A 0x7e50 1282837e4a42SHariprasad Shenai #define TP_MIB_DATA_A 0x7e54 1283837e4a42SHariprasad Shenai #define TP_INT_CAUSE_A 0x7e74 1284837e4a42SHariprasad Shenai 1285837e4a42SHariprasad Shenai #define FLMTXFLSTEMPTY_S 30 1286837e4a42SHariprasad Shenai #define FLMTXFLSTEMPTY_V(x) ((x) << FLMTXFLSTEMPTY_S) 1287837e4a42SHariprasad Shenai #define FLMTXFLSTEMPTY_F FLMTXFLSTEMPTY_V(1U) 1288837e4a42SHariprasad Shenai 1289837e4a42SHariprasad Shenai #define TP_VLAN_PRI_MAP_A 0x140 1290837e4a42SHariprasad Shenai 1291837e4a42SHariprasad Shenai #define FRAGMENTATION_S 9 1292837e4a42SHariprasad Shenai #define FRAGMENTATION_V(x) ((x) << FRAGMENTATION_S) 1293837e4a42SHariprasad Shenai #define FRAGMENTATION_F FRAGMENTATION_V(1U) 1294837e4a42SHariprasad Shenai 1295837e4a42SHariprasad Shenai #define MPSHITTYPE_S 8 1296837e4a42SHariprasad Shenai #define MPSHITTYPE_V(x) ((x) << MPSHITTYPE_S) 1297837e4a42SHariprasad Shenai #define MPSHITTYPE_F MPSHITTYPE_V(1U) 1298837e4a42SHariprasad Shenai 1299837e4a42SHariprasad Shenai #define MACMATCH_S 7 1300837e4a42SHariprasad Shenai #define MACMATCH_V(x) ((x) << MACMATCH_S) 1301837e4a42SHariprasad Shenai #define MACMATCH_F MACMATCH_V(1U) 1302837e4a42SHariprasad Shenai 1303837e4a42SHariprasad Shenai #define ETHERTYPE_S 6 1304837e4a42SHariprasad Shenai #define ETHERTYPE_V(x) ((x) << ETHERTYPE_S) 1305837e4a42SHariprasad Shenai #define ETHERTYPE_F ETHERTYPE_V(1U) 1306837e4a42SHariprasad Shenai 1307837e4a42SHariprasad Shenai #define PROTOCOL_S 5 1308837e4a42SHariprasad Shenai #define PROTOCOL_V(x) ((x) << PROTOCOL_S) 1309837e4a42SHariprasad Shenai #define PROTOCOL_F PROTOCOL_V(1U) 1310837e4a42SHariprasad Shenai 1311837e4a42SHariprasad Shenai #define TOS_S 4 1312837e4a42SHariprasad Shenai #define TOS_V(x) ((x) << TOS_S) 1313837e4a42SHariprasad Shenai #define TOS_F TOS_V(1U) 1314837e4a42SHariprasad Shenai 1315837e4a42SHariprasad Shenai #define VLAN_S 3 1316837e4a42SHariprasad Shenai #define VLAN_V(x) ((x) << VLAN_S) 1317837e4a42SHariprasad Shenai #define VLAN_F VLAN_V(1U) 1318837e4a42SHariprasad Shenai 1319837e4a42SHariprasad Shenai #define VNIC_ID_S 2 1320837e4a42SHariprasad Shenai #define VNIC_ID_V(x) ((x) << VNIC_ID_S) 1321837e4a42SHariprasad Shenai #define VNIC_ID_F VNIC_ID_V(1U) 1322837e4a42SHariprasad Shenai 1323837e4a42SHariprasad Shenai #define PORT_S 1 1324837e4a42SHariprasad Shenai #define PORT_V(x) ((x) << PORT_S) 1325837e4a42SHariprasad Shenai #define PORT_F PORT_V(1U) 1326837e4a42SHariprasad Shenai 1327837e4a42SHariprasad Shenai #define FCOE_S 0 1328837e4a42SHariprasad Shenai #define FCOE_V(x) ((x) << FCOE_S) 1329837e4a42SHariprasad Shenai #define FCOE_F FCOE_V(1U) 1330837e4a42SHariprasad Shenai 1331837e4a42SHariprasad Shenai #define FILTERMODE_S 15 1332837e4a42SHariprasad Shenai #define FILTERMODE_V(x) ((x) << FILTERMODE_S) 1333837e4a42SHariprasad Shenai #define FILTERMODE_F FILTERMODE_V(1U) 1334837e4a42SHariprasad Shenai 1335837e4a42SHariprasad Shenai #define FCOEMASK_S 14 1336837e4a42SHariprasad Shenai #define FCOEMASK_V(x) ((x) << FCOEMASK_S) 1337837e4a42SHariprasad Shenai #define FCOEMASK_F FCOEMASK_V(1U) 1338837e4a42SHariprasad Shenai 1339837e4a42SHariprasad Shenai #define TP_INGRESS_CONFIG_A 0x141 1340837e4a42SHariprasad Shenai 1341837e4a42SHariprasad Shenai #define VNIC_S 11 1342837e4a42SHariprasad Shenai #define VNIC_V(x) ((x) << VNIC_S) 1343837e4a42SHariprasad Shenai #define VNIC_F VNIC_V(1U) 1344837e4a42SHariprasad Shenai 1345837e4a42SHariprasad Shenai #define CSUM_HAS_PSEUDO_HDR_S 10 1346837e4a42SHariprasad Shenai #define CSUM_HAS_PSEUDO_HDR_V(x) ((x) << CSUM_HAS_PSEUDO_HDR_S) 1347837e4a42SHariprasad Shenai #define CSUM_HAS_PSEUDO_HDR_F CSUM_HAS_PSEUDO_HDR_V(1U) 1348837e4a42SHariprasad Shenai 1349837e4a42SHariprasad Shenai #define TP_MIB_MAC_IN_ERR_0_A 0x0 1350837e4a42SHariprasad Shenai #define TP_MIB_TCP_OUT_RST_A 0xc 1351837e4a42SHariprasad Shenai #define TP_MIB_TCP_IN_SEG_HI_A 0x10 1352837e4a42SHariprasad Shenai #define TP_MIB_TCP_IN_SEG_LO_A 0x11 1353837e4a42SHariprasad Shenai #define TP_MIB_TCP_OUT_SEG_HI_A 0x12 1354837e4a42SHariprasad Shenai #define TP_MIB_TCP_OUT_SEG_LO_A 0x13 1355837e4a42SHariprasad Shenai #define TP_MIB_TCP_RXT_SEG_HI_A 0x14 1356837e4a42SHariprasad Shenai #define TP_MIB_TCP_RXT_SEG_LO_A 0x15 1357837e4a42SHariprasad Shenai #define TP_MIB_TNL_CNG_DROP_0_A 0x18 1358837e4a42SHariprasad Shenai #define TP_MIB_TCP_V6IN_ERR_0_A 0x28 1359837e4a42SHariprasad Shenai #define TP_MIB_TCP_V6OUT_RST_A 0x2c 1360837e4a42SHariprasad Shenai #define TP_MIB_OFD_ARP_DROP_A 0x36 1361837e4a42SHariprasad Shenai #define TP_MIB_TNL_DROP_0_A 0x44 1362837e4a42SHariprasad Shenai #define TP_MIB_OFD_VLN_DROP_0_A 0x58 1363837e4a42SHariprasad Shenai 1364837e4a42SHariprasad Shenai #define ULP_TX_INT_CAUSE_A 0x8dcc 1365837e4a42SHariprasad Shenai 1366837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH3_S 31 1367837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH3_V(x) ((x) << PBL_BOUND_ERR_CH3_S) 1368837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH3_F PBL_BOUND_ERR_CH3_V(1U) 1369837e4a42SHariprasad Shenai 1370837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH2_S 30 1371837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH2_V(x) ((x) << PBL_BOUND_ERR_CH2_S) 1372837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH2_F PBL_BOUND_ERR_CH2_V(1U) 1373837e4a42SHariprasad Shenai 1374837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH1_S 29 1375837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH1_V(x) ((x) << PBL_BOUND_ERR_CH1_S) 1376837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH1_F PBL_BOUND_ERR_CH1_V(1U) 1377837e4a42SHariprasad Shenai 1378837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH0_S 28 1379837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH0_V(x) ((x) << PBL_BOUND_ERR_CH0_S) 1380837e4a42SHariprasad Shenai #define PBL_BOUND_ERR_CH0_F PBL_BOUND_ERR_CH0_V(1U) 1381837e4a42SHariprasad Shenai 1382837e4a42SHariprasad Shenai #define PM_RX_INT_CAUSE_A 0x8fdc 1383837e4a42SHariprasad Shenai 1384837e4a42SHariprasad Shenai #define PMRX_FRAMING_ERROR_F 0x003ffff0U 1385837e4a42SHariprasad Shenai 1386837e4a42SHariprasad Shenai #define ZERO_E_CMD_ERROR_S 22 1387837e4a42SHariprasad Shenai #define ZERO_E_CMD_ERROR_V(x) ((x) << ZERO_E_CMD_ERROR_S) 1388837e4a42SHariprasad Shenai #define ZERO_E_CMD_ERROR_F ZERO_E_CMD_ERROR_V(1U) 1389837e4a42SHariprasad Shenai 1390837e4a42SHariprasad Shenai #define OCSPI_PAR_ERROR_S 3 1391837e4a42SHariprasad Shenai #define OCSPI_PAR_ERROR_V(x) ((x) << OCSPI_PAR_ERROR_S) 1392837e4a42SHariprasad Shenai #define OCSPI_PAR_ERROR_F OCSPI_PAR_ERROR_V(1U) 1393837e4a42SHariprasad Shenai 1394837e4a42SHariprasad Shenai #define DB_OPTIONS_PAR_ERROR_S 2 1395837e4a42SHariprasad Shenai #define DB_OPTIONS_PAR_ERROR_V(x) ((x) << DB_OPTIONS_PAR_ERROR_S) 1396837e4a42SHariprasad Shenai #define DB_OPTIONS_PAR_ERROR_F DB_OPTIONS_PAR_ERROR_V(1U) 1397837e4a42SHariprasad Shenai 1398837e4a42SHariprasad Shenai #define IESPI_PAR_ERROR_S 1 1399837e4a42SHariprasad Shenai #define IESPI_PAR_ERROR_V(x) ((x) << IESPI_PAR_ERROR_S) 1400837e4a42SHariprasad Shenai #define IESPI_PAR_ERROR_F IESPI_PAR_ERROR_V(1U) 1401837e4a42SHariprasad Shenai 1402837e4a42SHariprasad Shenai #define PMRX_E_PCMD_PAR_ERROR_S 0 1403837e4a42SHariprasad Shenai #define PMRX_E_PCMD_PAR_ERROR_V(x) ((x) << PMRX_E_PCMD_PAR_ERROR_S) 1404837e4a42SHariprasad Shenai #define PMRX_E_PCMD_PAR_ERROR_F PMRX_E_PCMD_PAR_ERROR_V(1U) 1405837e4a42SHariprasad Shenai 1406837e4a42SHariprasad Shenai #define PM_TX_INT_CAUSE_A 0x8ffc 1407837e4a42SHariprasad Shenai 1408837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL0_S 31 1409837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL0_V(x) ((x) << PCMD_LEN_OVFL0_S) 1410837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL0_F PCMD_LEN_OVFL0_V(1U) 1411837e4a42SHariprasad Shenai 1412837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL1_S 30 1413837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL1_V(x) ((x) << PCMD_LEN_OVFL1_S) 1414837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL1_F PCMD_LEN_OVFL1_V(1U) 1415837e4a42SHariprasad Shenai 1416837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL2_S 29 1417837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL2_V(x) ((x) << PCMD_LEN_OVFL2_S) 1418837e4a42SHariprasad Shenai #define PCMD_LEN_OVFL2_F PCMD_LEN_OVFL2_V(1U) 1419837e4a42SHariprasad Shenai 1420837e4a42SHariprasad Shenai #define ZERO_C_CMD_ERROR_S 28 1421837e4a42SHariprasad Shenai #define ZERO_C_CMD_ERROR_V(x) ((x) << ZERO_C_CMD_ERROR_S) 1422837e4a42SHariprasad Shenai #define ZERO_C_CMD_ERROR_F ZERO_C_CMD_ERROR_V(1U) 1423837e4a42SHariprasad Shenai 1424837e4a42SHariprasad Shenai #define PMTX_FRAMING_ERROR_F 0x0ffffff0U 1425837e4a42SHariprasad Shenai 1426837e4a42SHariprasad Shenai #define OESPI_PAR_ERROR_S 3 1427837e4a42SHariprasad Shenai #define OESPI_PAR_ERROR_V(x) ((x) << OESPI_PAR_ERROR_S) 1428837e4a42SHariprasad Shenai #define OESPI_PAR_ERROR_F OESPI_PAR_ERROR_V(1U) 1429837e4a42SHariprasad Shenai 1430837e4a42SHariprasad Shenai #define ICSPI_PAR_ERROR_S 1 1431837e4a42SHariprasad Shenai #define ICSPI_PAR_ERROR_V(x) ((x) << ICSPI_PAR_ERROR_S) 1432837e4a42SHariprasad Shenai #define ICSPI_PAR_ERROR_F ICSPI_PAR_ERROR_V(1U) 1433837e4a42SHariprasad Shenai 1434837e4a42SHariprasad Shenai #define PMTX_C_PCMD_PAR_ERROR_S 0 1435837e4a42SHariprasad Shenai #define PMTX_C_PCMD_PAR_ERROR_V(x) ((x) << PMTX_C_PCMD_PAR_ERROR_S) 1436837e4a42SHariprasad Shenai #define PMTX_C_PCMD_PAR_ERROR_F PMTX_C_PCMD_PAR_ERROR_V(1U) 1437f7917c00SJeff Kirsher 1438f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_BYTES_L 0x400 1439f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_BYTES_H 0x404 1440f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_FRAMES_L 0x408 1441f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_FRAMES_H 0x40c 1442f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_BCAST_L 0x410 1443f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_BCAST_H 0x414 1444f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_MCAST_L 0x418 1445f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_MCAST_H 0x41c 1446f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_UCAST_L 0x420 1447f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_UCAST_H 0x424 1448f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_ERROR_L 0x428 1449f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_ERROR_H 0x42c 1450f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_64B_L 0x430 1451f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_64B_H 0x434 1452f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_65B_127B_L 0x438 1453f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_65B_127B_H 0x43c 1454f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_128B_255B_L 0x440 1455f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_128B_255B_H 0x444 1456f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_256B_511B_L 0x448 1457f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_256B_511B_H 0x44c 1458f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_512B_1023B_L 0x450 1459f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_512B_1023B_H 0x454 1460f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_1024B_1518B_L 0x458 1461f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_1024B_1518B_H 0x45c 1462f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_1519B_MAX_L 0x460 1463f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_1519B_MAX_H 0x464 1464f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_DROP_L 0x468 1465f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_DROP_H 0x46c 1466f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PAUSE_L 0x470 1467f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PAUSE_H 0x474 1468f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP0_L 0x478 1469f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP0_H 0x47c 1470f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP1_L 0x480 1471f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP1_H 0x484 1472f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP2_L 0x488 1473f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP2_H 0x48c 1474f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP3_L 0x490 1475f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP3_H 0x494 1476f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP4_L 0x498 1477f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP4_H 0x49c 1478f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP5_L 0x4a0 1479f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP5_H 0x4a4 1480f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP6_L 0x4a8 1481f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP6_H 0x4ac 1482f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP7_L 0x4b0 1483f7917c00SJeff Kirsher #define MPS_PORT_STAT_TX_PORT_PPP7_H 0x4b4 1484f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_BYTES_L 0x4c0 1485f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_BYTES_H 0x4c4 1486f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_FRAMES_L 0x4c8 1487f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_FRAMES_H 0x4cc 1488f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_BCAST_L 0x4d0 1489f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_BCAST_H 0x4d4 1490f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_MCAST_L 0x4d8 1491f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_MCAST_H 0x4dc 1492f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_UCAST_L 0x4e0 1493f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_UCAST_H 0x4e4 1494f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_ERROR_L 0x4e8 1495f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_ERROR_H 0x4ec 1496f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_64B_L 0x4f0 1497f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_64B_H 0x4f4 1498f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_65B_127B_L 0x4f8 1499f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_65B_127B_H 0x4fc 1500f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_128B_255B_L 0x500 1501f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_128B_255B_H 0x504 1502f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_256B_511B_L 0x508 1503f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_256B_511B_H 0x50c 1504f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_512B_1023B_L 0x510 1505f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_512B_1023B_H 0x514 1506f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_1024B_1518B_L 0x518 1507f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_1024B_1518B_H 0x51c 1508f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_1519B_MAX_L 0x520 1509f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_1519B_MAX_H 0x524 1510f7917c00SJeff Kirsher #define MPS_PORT_STAT_LB_PORT_DROP_FRAMES 0x528 1511f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_BYTES_L 0x540 1512f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_BYTES_H 0x544 1513f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_FRAMES_L 0x548 1514f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_FRAMES_H 0x54c 1515f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_BCAST_L 0x550 1516f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_BCAST_H 0x554 1517f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MCAST_L 0x558 1518f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MCAST_H 0x55c 1519f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_UCAST_L 0x560 1520f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_UCAST_H 0x564 1521f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MTU_ERROR_L 0x568 1522f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MTU_ERROR_H 0x56c 1523f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L 0x570 1524f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H 0x574 1525f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_CRC_ERROR_L 0x578 1526f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_CRC_ERROR_H 0x57c 1527f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_LEN_ERROR_L 0x580 1528f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_LEN_ERROR_H 0x584 1529f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_SYM_ERROR_L 0x588 1530f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_SYM_ERROR_H 0x58c 1531f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_64B_L 0x590 1532f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_64B_H 0x594 1533f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_65B_127B_L 0x598 1534f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_65B_127B_H 0x59c 1535f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_128B_255B_L 0x5a0 1536f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_128B_255B_H 0x5a4 1537f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_256B_511B_L 0x5a8 1538f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_256B_511B_H 0x5ac 1539f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_512B_1023B_L 0x5b0 1540f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_512B_1023B_H 0x5b4 1541f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_1024B_1518B_L 0x5b8 1542f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_1024B_1518B_H 0x5bc 1543f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_1519B_MAX_L 0x5c0 1544f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_1519B_MAX_H 0x5c4 1545f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PAUSE_L 0x5c8 1546f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PAUSE_H 0x5cc 1547f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP0_L 0x5d0 1548f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP0_H 0x5d4 1549f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP1_L 0x5d8 1550f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP1_H 0x5dc 1551f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP2_L 0x5e0 1552f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP2_H 0x5e4 1553f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP3_L 0x5e8 1554f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP3_H 0x5ec 1555f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP4_L 0x5f0 1556f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP4_H 0x5f4 1557f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP5_L 0x5f8 1558f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP5_H 0x5fc 1559f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP6_L 0x600 1560f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP6_H 0x604 1561f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP7_L 0x608 1562f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_PPP7_H 0x60c 1563f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_LESS_64B_L 0x610 1564f7917c00SJeff Kirsher #define MPS_PORT_STAT_RX_PORT_LESS_64B_H 0x614 1565b2decaddSSantosh Rastapur #define MAC_PORT_MAGIC_MACID_LO 0x824 1566b2decaddSSantosh Rastapur #define MAC_PORT_MAGIC_MACID_HI 0x828 1567b2decaddSSantosh Rastapur 1568837e4a42SHariprasad Shenai #define MAC_PORT_EPIO_DATA0_A 0x8c0 1569837e4a42SHariprasad Shenai #define MAC_PORT_EPIO_DATA1_A 0x8c4 1570837e4a42SHariprasad Shenai #define MAC_PORT_EPIO_DATA2_A 0x8c8 1571837e4a42SHariprasad Shenai #define MAC_PORT_EPIO_DATA3_A 0x8cc 1572837e4a42SHariprasad Shenai #define MAC_PORT_EPIO_OP_A 0x8d0 1573f7917c00SJeff Kirsher 1574837e4a42SHariprasad Shenai #define MAC_PORT_CFG2_A 0x818 1575f7917c00SJeff Kirsher 1576837e4a42SHariprasad Shenai #define MPS_CMN_CTL_A 0x9000 1577f7917c00SJeff Kirsher 1578837e4a42SHariprasad Shenai #define NUMPORTS_S 0 1579837e4a42SHariprasad Shenai #define NUMPORTS_M 0x3U 1580837e4a42SHariprasad Shenai #define NUMPORTS_G(x) (((x) >> NUMPORTS_S) & NUMPORTS_M) 1581837e4a42SHariprasad Shenai 1582837e4a42SHariprasad Shenai #define MPS_INT_CAUSE_A 0x9008 1583837e4a42SHariprasad Shenai #define MPS_TX_INT_CAUSE_A 0x9408 1584837e4a42SHariprasad Shenai 1585837e4a42SHariprasad Shenai #define FRMERR_S 15 1586837e4a42SHariprasad Shenai #define FRMERR_V(x) ((x) << FRMERR_S) 1587837e4a42SHariprasad Shenai #define FRMERR_F FRMERR_V(1U) 1588837e4a42SHariprasad Shenai 1589837e4a42SHariprasad Shenai #define SECNTERR_S 14 1590837e4a42SHariprasad Shenai #define SECNTERR_V(x) ((x) << SECNTERR_S) 1591837e4a42SHariprasad Shenai #define SECNTERR_F SECNTERR_V(1U) 1592837e4a42SHariprasad Shenai 1593837e4a42SHariprasad Shenai #define BUBBLE_S 13 1594837e4a42SHariprasad Shenai #define BUBBLE_V(x) ((x) << BUBBLE_S) 1595837e4a42SHariprasad Shenai #define BUBBLE_F BUBBLE_V(1U) 1596837e4a42SHariprasad Shenai 1597837e4a42SHariprasad Shenai #define TXDESCFIFO_S 9 1598837e4a42SHariprasad Shenai #define TXDESCFIFO_M 0xfU 1599837e4a42SHariprasad Shenai #define TXDESCFIFO_V(x) ((x) << TXDESCFIFO_S) 1600837e4a42SHariprasad Shenai 1601837e4a42SHariprasad Shenai #define TXDATAFIFO_S 5 1602837e4a42SHariprasad Shenai #define TXDATAFIFO_M 0xfU 1603837e4a42SHariprasad Shenai #define TXDATAFIFO_V(x) ((x) << TXDATAFIFO_S) 1604837e4a42SHariprasad Shenai 1605837e4a42SHariprasad Shenai #define NCSIFIFO_S 4 1606837e4a42SHariprasad Shenai #define NCSIFIFO_V(x) ((x) << NCSIFIFO_S) 1607837e4a42SHariprasad Shenai #define NCSIFIFO_F NCSIFIFO_V(1U) 1608837e4a42SHariprasad Shenai 1609837e4a42SHariprasad Shenai #define TPFIFO_S 0 1610837e4a42SHariprasad Shenai #define TPFIFO_M 0xfU 1611837e4a42SHariprasad Shenai #define TPFIFO_V(x) ((x) << TPFIFO_S) 1612837e4a42SHariprasad Shenai 1613837e4a42SHariprasad Shenai #define MPS_STAT_PERR_INT_CAUSE_SRAM_A 0x9614 1614837e4a42SHariprasad Shenai #define MPS_STAT_PERR_INT_CAUSE_TX_FIFO_A 0x9620 1615837e4a42SHariprasad Shenai #define MPS_STAT_PERR_INT_CAUSE_RX_FIFO_A 0x962c 1616f7917c00SJeff Kirsher 1617f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L 0x9640 1618f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H 0x9644 1619f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L 0x9648 1620f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H 0x964c 1621f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L 0x9650 1622f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H 0x9654 1623f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L 0x9658 1624f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H 0x965c 1625f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_LB_DROP_FRAME_L 0x9660 1626f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_LB_DROP_FRAME_H 0x9664 1627f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_LB_DROP_FRAME_L 0x9668 1628f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_LB_DROP_FRAME_H 0x966c 1629f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_LB_DROP_FRAME_L 0x9670 1630f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_LB_DROP_FRAME_H 0x9674 1631f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_LB_DROP_FRAME_L 0x9678 1632f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_LB_DROP_FRAME_H 0x967c 1633f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L 0x9680 1634f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H 0x9684 1635f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L 0x9688 1636f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H 0x968c 1637f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L 0x9690 1638f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H 0x9694 1639f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L 0x9698 1640f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H 0x969c 1641f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L 0x96a0 1642f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H 0x96a4 1643f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L 0x96a8 1644f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H 0x96ac 1645f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L 0x96b0 1646f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H 0x96b4 1647f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L 0x96b8 1648f7917c00SJeff Kirsher #define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H 0x96bc 1649f7917c00SJeff Kirsher 1650837e4a42SHariprasad Shenai #define MPS_TRC_CFG_A 0x9800 1651f7917c00SJeff Kirsher 1652837e4a42SHariprasad Shenai #define TRCFIFOEMPTY_S 4 1653837e4a42SHariprasad Shenai #define TRCFIFOEMPTY_V(x) ((x) << TRCFIFOEMPTY_S) 1654837e4a42SHariprasad Shenai #define TRCFIFOEMPTY_F TRCFIFOEMPTY_V(1U) 1655f7917c00SJeff Kirsher 1656837e4a42SHariprasad Shenai #define TRCIGNOREDROPINPUT_S 3 1657837e4a42SHariprasad Shenai #define TRCIGNOREDROPINPUT_V(x) ((x) << TRCIGNOREDROPINPUT_S) 1658837e4a42SHariprasad Shenai #define TRCIGNOREDROPINPUT_F TRCIGNOREDROPINPUT_V(1U) 1659f7917c00SJeff Kirsher 1660837e4a42SHariprasad Shenai #define TRCKEEPDUPLICATES_S 2 1661837e4a42SHariprasad Shenai #define TRCKEEPDUPLICATES_V(x) ((x) << TRCKEEPDUPLICATES_S) 1662837e4a42SHariprasad Shenai #define TRCKEEPDUPLICATES_F TRCKEEPDUPLICATES_V(1U) 1663f7917c00SJeff Kirsher 1664837e4a42SHariprasad Shenai #define TRCEN_S 1 1665837e4a42SHariprasad Shenai #define TRCEN_V(x) ((x) << TRCEN_S) 1666837e4a42SHariprasad Shenai #define TRCEN_F TRCEN_V(1U) 1667f7917c00SJeff Kirsher 1668837e4a42SHariprasad Shenai #define TRCMULTIFILTER_S 0 1669837e4a42SHariprasad Shenai #define TRCMULTIFILTER_V(x) ((x) << TRCMULTIFILTER_S) 1670837e4a42SHariprasad Shenai #define TRCMULTIFILTER_F TRCMULTIFILTER_V(1U) 1671837e4a42SHariprasad Shenai 1672837e4a42SHariprasad Shenai #define MPS_TRC_RSS_CONTROL_A 0x9808 1673837e4a42SHariprasad Shenai #define MPS_T5_TRC_RSS_CONTROL_A 0xa00c 1674837e4a42SHariprasad Shenai 1675837e4a42SHariprasad Shenai #define RSSCONTROL_S 16 1676837e4a42SHariprasad Shenai #define RSSCONTROL_V(x) ((x) << RSSCONTROL_S) 1677837e4a42SHariprasad Shenai 1678837e4a42SHariprasad Shenai #define QUEUENUMBER_S 0 1679837e4a42SHariprasad Shenai #define QUEUENUMBER_V(x) ((x) << QUEUENUMBER_S) 1680837e4a42SHariprasad Shenai 1681837e4a42SHariprasad Shenai #define MPS_TRC_INT_CAUSE_A 0x985c 1682837e4a42SHariprasad Shenai 1683837e4a42SHariprasad Shenai #define MISCPERR_S 8 1684837e4a42SHariprasad Shenai #define MISCPERR_V(x) ((x) << MISCPERR_S) 1685837e4a42SHariprasad Shenai #define MISCPERR_F MISCPERR_V(1U) 1686837e4a42SHariprasad Shenai 1687837e4a42SHariprasad Shenai #define PKTFIFO_S 4 1688837e4a42SHariprasad Shenai #define PKTFIFO_M 0xfU 1689837e4a42SHariprasad Shenai #define PKTFIFO_V(x) ((x) << PKTFIFO_S) 1690837e4a42SHariprasad Shenai 1691837e4a42SHariprasad Shenai #define FILTMEM_S 0 1692837e4a42SHariprasad Shenai #define FILTMEM_M 0xfU 1693837e4a42SHariprasad Shenai #define FILTMEM_V(x) ((x) << FILTMEM_S) 1694837e4a42SHariprasad Shenai 1695837e4a42SHariprasad Shenai #define MPS_CLS_INT_CAUSE_A 0xd028 1696837e4a42SHariprasad Shenai 1697837e4a42SHariprasad Shenai #define HASHSRAM_S 2 1698837e4a42SHariprasad Shenai #define HASHSRAM_V(x) ((x) << HASHSRAM_S) 1699837e4a42SHariprasad Shenai #define HASHSRAM_F HASHSRAM_V(1U) 1700837e4a42SHariprasad Shenai 1701837e4a42SHariprasad Shenai #define MATCHTCAM_S 1 1702837e4a42SHariprasad Shenai #define MATCHTCAM_V(x) ((x) << MATCHTCAM_S) 1703837e4a42SHariprasad Shenai #define MATCHTCAM_F MATCHTCAM_V(1U) 1704837e4a42SHariprasad Shenai 1705837e4a42SHariprasad Shenai #define MATCHSRAM_S 0 1706837e4a42SHariprasad Shenai #define MATCHSRAM_V(x) ((x) << MATCHSRAM_S) 1707837e4a42SHariprasad Shenai #define MATCHSRAM_F MATCHSRAM_V(1U) 1708837e4a42SHariprasad Shenai 1709837e4a42SHariprasad Shenai #define MPS_RX_PERR_INT_CAUSE_A 0x11074 1710f7917c00SJeff Kirsher 1711ef82f662SHariprasad Shenai #define MPS_CLS_TCAM_Y_L_A 0xf000 1712ef82f662SHariprasad Shenai #define MPS_CLS_TCAM_X_L_A 0xf008 1713ef82f662SHariprasad Shenai 1714ef82f662SHariprasad Shenai #define MPS_CLS_TCAM_Y_L(idx) (MPS_CLS_TCAM_Y_L_A + (idx) * 16) 1715ef82f662SHariprasad Shenai #define NUM_MPS_CLS_TCAM_Y_L_INSTANCES 512 1716ef82f662SHariprasad Shenai 1717ef82f662SHariprasad Shenai #define MPS_CLS_TCAM_X_L(idx) (MPS_CLS_TCAM_X_L_A + (idx) * 16) 1718ef82f662SHariprasad Shenai #define NUM_MPS_CLS_TCAM_X_L_INSTANCES 512 1719ef82f662SHariprasad Shenai 1720ef82f662SHariprasad Shenai #define MPS_CLS_SRAM_L_A 0xe000 1721ef82f662SHariprasad Shenai #define MPS_CLS_SRAM_H_A 0xe004 1722ef82f662SHariprasad Shenai 1723ef82f662SHariprasad Shenai #define MPS_CLS_SRAM_L(idx) (MPS_CLS_SRAM_L_A + (idx) * 8) 1724ef82f662SHariprasad Shenai #define NUM_MPS_CLS_SRAM_L_INSTANCES 336 1725ef82f662SHariprasad Shenai 1726ef82f662SHariprasad Shenai #define MPS_CLS_SRAM_H(idx) (MPS_CLS_SRAM_H_A + (idx) * 8) 1727ef82f662SHariprasad Shenai #define NUM_MPS_CLS_SRAM_H_INSTANCES 336 1728ef82f662SHariprasad Shenai 1729ef82f662SHariprasad Shenai #define MULTILISTEN0_S 25 1730ef82f662SHariprasad Shenai 1731ef82f662SHariprasad Shenai #define REPLICATE_S 11 1732ef82f662SHariprasad Shenai #define REPLICATE_V(x) ((x) << REPLICATE_S) 1733ef82f662SHariprasad Shenai #define REPLICATE_F REPLICATE_V(1U) 1734ef82f662SHariprasad Shenai 1735ef82f662SHariprasad Shenai #define PF_S 8 1736ef82f662SHariprasad Shenai #define PF_M 0x7U 1737ef82f662SHariprasad Shenai #define PF_G(x) (((x) >> PF_S) & PF_M) 1738ef82f662SHariprasad Shenai 1739ef82f662SHariprasad Shenai #define VF_VALID_S 7 1740ef82f662SHariprasad Shenai #define VF_VALID_V(x) ((x) << VF_VALID_S) 1741ef82f662SHariprasad Shenai #define VF_VALID_F VF_VALID_V(1U) 1742ef82f662SHariprasad Shenai 1743ef82f662SHariprasad Shenai #define VF_S 0 1744ef82f662SHariprasad Shenai #define VF_M 0x7fU 1745ef82f662SHariprasad Shenai #define VF_G(x) (((x) >> VF_S) & VF_M) 1746ef82f662SHariprasad Shenai 1747ef82f662SHariprasad Shenai #define SRAM_PRIO3_S 22 1748ef82f662SHariprasad Shenai #define SRAM_PRIO3_M 0x7U 1749ef82f662SHariprasad Shenai #define SRAM_PRIO3_G(x) (((x) >> SRAM_PRIO3_S) & SRAM_PRIO3_M) 1750ef82f662SHariprasad Shenai 1751ef82f662SHariprasad Shenai #define SRAM_PRIO2_S 19 1752ef82f662SHariprasad Shenai #define SRAM_PRIO2_M 0x7U 1753ef82f662SHariprasad Shenai #define SRAM_PRIO2_G(x) (((x) >> SRAM_PRIO2_S) & SRAM_PRIO2_M) 1754ef82f662SHariprasad Shenai 1755ef82f662SHariprasad Shenai #define SRAM_PRIO1_S 16 1756ef82f662SHariprasad Shenai #define SRAM_PRIO1_M 0x7U 1757ef82f662SHariprasad Shenai #define SRAM_PRIO1_G(x) (((x) >> SRAM_PRIO1_S) & SRAM_PRIO1_M) 1758ef82f662SHariprasad Shenai 1759ef82f662SHariprasad Shenai #define SRAM_PRIO0_S 13 1760ef82f662SHariprasad Shenai #define SRAM_PRIO0_M 0x7U 1761ef82f662SHariprasad Shenai #define SRAM_PRIO0_G(x) (((x) >> SRAM_PRIO0_S) & SRAM_PRIO0_M) 1762ef82f662SHariprasad Shenai 1763ef82f662SHariprasad Shenai #define SRAM_VLD_S 12 1764ef82f662SHariprasad Shenai #define SRAM_VLD_V(x) ((x) << SRAM_VLD_S) 1765ef82f662SHariprasad Shenai #define SRAM_VLD_F SRAM_VLD_V(1U) 1766ef82f662SHariprasad Shenai 1767ef82f662SHariprasad Shenai #define PORTMAP_S 0 1768ef82f662SHariprasad Shenai #define PORTMAP_M 0xfU 1769ef82f662SHariprasad Shenai #define PORTMAP_G(x) (((x) >> PORTMAP_S) & PORTMAP_M) 1770ef82f662SHariprasad Shenai 17710d804338SHariprasad Shenai #define CPL_INTR_CAUSE_A 0x19054 1772f7917c00SJeff Kirsher 17730d804338SHariprasad Shenai #define CIM_OP_MAP_PERR_S 5 17740d804338SHariprasad Shenai #define CIM_OP_MAP_PERR_V(x) ((x) << CIM_OP_MAP_PERR_S) 17750d804338SHariprasad Shenai #define CIM_OP_MAP_PERR_F CIM_OP_MAP_PERR_V(1U) 1776f7917c00SJeff Kirsher 17770d804338SHariprasad Shenai #define CIM_OVFL_ERROR_S 4 17780d804338SHariprasad Shenai #define CIM_OVFL_ERROR_V(x) ((x) << CIM_OVFL_ERROR_S) 17790d804338SHariprasad Shenai #define CIM_OVFL_ERROR_F CIM_OVFL_ERROR_V(1U) 1780f7917c00SJeff Kirsher 17810d804338SHariprasad Shenai #define TP_FRAMING_ERROR_S 3 17820d804338SHariprasad Shenai #define TP_FRAMING_ERROR_V(x) ((x) << TP_FRAMING_ERROR_S) 17830d804338SHariprasad Shenai #define TP_FRAMING_ERROR_F TP_FRAMING_ERROR_V(1U) 1784f7917c00SJeff Kirsher 17850d804338SHariprasad Shenai #define SGE_FRAMING_ERROR_S 2 17860d804338SHariprasad Shenai #define SGE_FRAMING_ERROR_V(x) ((x) << SGE_FRAMING_ERROR_S) 17870d804338SHariprasad Shenai #define SGE_FRAMING_ERROR_F SGE_FRAMING_ERROR_V(1U) 1788f7917c00SJeff Kirsher 17890d804338SHariprasad Shenai #define CIM_FRAMING_ERROR_S 1 17900d804338SHariprasad Shenai #define CIM_FRAMING_ERROR_V(x) ((x) << CIM_FRAMING_ERROR_S) 17910d804338SHariprasad Shenai #define CIM_FRAMING_ERROR_F CIM_FRAMING_ERROR_V(1U) 1792f7917c00SJeff Kirsher 17930d804338SHariprasad Shenai #define ZERO_SWITCH_ERROR_S 0 17940d804338SHariprasad Shenai #define ZERO_SWITCH_ERROR_V(x) ((x) << ZERO_SWITCH_ERROR_S) 17950d804338SHariprasad Shenai #define ZERO_SWITCH_ERROR_F ZERO_SWITCH_ERROR_V(1U) 1796f7917c00SJeff Kirsher 17970d804338SHariprasad Shenai #define SMB_INT_CAUSE_A 0x19090 1798f7917c00SJeff Kirsher 17990d804338SHariprasad Shenai #define MSTTXFIFOPARINT_S 21 18000d804338SHariprasad Shenai #define MSTTXFIFOPARINT_V(x) ((x) << MSTTXFIFOPARINT_S) 18010d804338SHariprasad Shenai #define MSTTXFIFOPARINT_F MSTTXFIFOPARINT_V(1U) 1802f7917c00SJeff Kirsher 18030d804338SHariprasad Shenai #define MSTRXFIFOPARINT_S 20 18040d804338SHariprasad Shenai #define MSTRXFIFOPARINT_V(x) ((x) << MSTRXFIFOPARINT_S) 18050d804338SHariprasad Shenai #define MSTRXFIFOPARINT_F MSTRXFIFOPARINT_V(1U) 1806f7917c00SJeff Kirsher 18070d804338SHariprasad Shenai #define SLVFIFOPARINT_S 19 18080d804338SHariprasad Shenai #define SLVFIFOPARINT_V(x) ((x) << SLVFIFOPARINT_S) 18090d804338SHariprasad Shenai #define SLVFIFOPARINT_F SLVFIFOPARINT_V(1U) 1810f7917c00SJeff Kirsher 18110d804338SHariprasad Shenai #define ULP_RX_INT_CAUSE_A 0x19158 18120d804338SHariprasad Shenai #define ULP_RX_ISCSI_TAGMASK_A 0x19164 18130d804338SHariprasad Shenai #define ULP_RX_ISCSI_PSZ_A 0x19168 1814f7917c00SJeff Kirsher 18150d804338SHariprasad Shenai #define HPZ3_S 24 18160d804338SHariprasad Shenai #define HPZ3_V(x) ((x) << HPZ3_S) 1817d14807ddSHariprasad Shenai 18180d804338SHariprasad Shenai #define HPZ2_S 16 18190d804338SHariprasad Shenai #define HPZ2_V(x) ((x) << HPZ2_S) 1820f7917c00SJeff Kirsher 18210d804338SHariprasad Shenai #define HPZ1_S 8 18220d804338SHariprasad Shenai #define HPZ1_V(x) ((x) << HPZ1_S) 1823f7917c00SJeff Kirsher 18240d804338SHariprasad Shenai #define HPZ0_S 0 18250d804338SHariprasad Shenai #define HPZ0_V(x) ((x) << HPZ0_S) 1826f7917c00SJeff Kirsher 18270d804338SHariprasad Shenai #define ULP_RX_TDDP_PSZ_A 0x19178 1828f7917c00SJeff Kirsher 18290d804338SHariprasad Shenai /* registers for module SF */ 18300d804338SHariprasad Shenai #define SF_DATA_A 0x193f8 18310d804338SHariprasad Shenai #define SF_OP_A 0x193fc 1832f7917c00SJeff Kirsher 18330d804338SHariprasad Shenai #define SF_BUSY_S 31 18340d804338SHariprasad Shenai #define SF_BUSY_V(x) ((x) << SF_BUSY_S) 18350d804338SHariprasad Shenai #define SF_BUSY_F SF_BUSY_V(1U) 18360d804338SHariprasad Shenai 18370d804338SHariprasad Shenai #define SF_LOCK_S 4 18380d804338SHariprasad Shenai #define SF_LOCK_V(x) ((x) << SF_LOCK_S) 18390d804338SHariprasad Shenai #define SF_LOCK_F SF_LOCK_V(1U) 18400d804338SHariprasad Shenai 18410d804338SHariprasad Shenai #define SF_CONT_S 3 18420d804338SHariprasad Shenai #define SF_CONT_V(x) ((x) << SF_CONT_S) 18430d804338SHariprasad Shenai #define SF_CONT_F SF_CONT_V(1U) 18440d804338SHariprasad Shenai 18450d804338SHariprasad Shenai #define BYTECNT_S 1 18460d804338SHariprasad Shenai #define BYTECNT_V(x) ((x) << BYTECNT_S) 18470d804338SHariprasad Shenai 18480d804338SHariprasad Shenai #define OP_S 0 18490d804338SHariprasad Shenai #define OP_V(x) ((x) << OP_S) 18500d804338SHariprasad Shenai #define OP_F OP_V(1U) 18510d804338SHariprasad Shenai 18520d804338SHariprasad Shenai #define PL_PF_INT_CAUSE_A 0x3c0 18530d804338SHariprasad Shenai 18540d804338SHariprasad Shenai #define PFSW_S 3 18550d804338SHariprasad Shenai #define PFSW_V(x) ((x) << PFSW_S) 18560d804338SHariprasad Shenai #define PFSW_F PFSW_V(1U) 18570d804338SHariprasad Shenai 18580d804338SHariprasad Shenai #define PFCIM_S 1 18590d804338SHariprasad Shenai #define PFCIM_V(x) ((x) << PFCIM_S) 18600d804338SHariprasad Shenai #define PFCIM_F PFCIM_V(1U) 18610d804338SHariprasad Shenai 18620d804338SHariprasad Shenai #define PL_PF_INT_ENABLE_A 0x3c4 18630d804338SHariprasad Shenai #define PL_PF_CTL_A 0x3c8 18640d804338SHariprasad Shenai 18650d804338SHariprasad Shenai #define PL_WHOAMI_A 0x19400 18660d804338SHariprasad Shenai 18670d804338SHariprasad Shenai #define SOURCEPF_S 8 18680d804338SHariprasad Shenai #define SOURCEPF_M 0x7U 18690d804338SHariprasad Shenai #define SOURCEPF_G(x) (((x) >> SOURCEPF_S) & SOURCEPF_M) 18700d804338SHariprasad Shenai 18710d804338SHariprasad Shenai #define PL_INT_CAUSE_A 0x1940c 18720d804338SHariprasad Shenai 18730d804338SHariprasad Shenai #define ULP_TX_S 27 18740d804338SHariprasad Shenai #define ULP_TX_V(x) ((x) << ULP_TX_S) 18750d804338SHariprasad Shenai #define ULP_TX_F ULP_TX_V(1U) 18760d804338SHariprasad Shenai 18770d804338SHariprasad Shenai #define SGE_S 26 18780d804338SHariprasad Shenai #define SGE_V(x) ((x) << SGE_S) 18790d804338SHariprasad Shenai #define SGE_F SGE_V(1U) 18800d804338SHariprasad Shenai 18810d804338SHariprasad Shenai #define CPL_SWITCH_S 24 18820d804338SHariprasad Shenai #define CPL_SWITCH_V(x) ((x) << CPL_SWITCH_S) 18830d804338SHariprasad Shenai #define CPL_SWITCH_F CPL_SWITCH_V(1U) 18840d804338SHariprasad Shenai 18850d804338SHariprasad Shenai #define ULP_RX_S 23 18860d804338SHariprasad Shenai #define ULP_RX_V(x) ((x) << ULP_RX_S) 18870d804338SHariprasad Shenai #define ULP_RX_F ULP_RX_V(1U) 18880d804338SHariprasad Shenai 18890d804338SHariprasad Shenai #define PM_RX_S 22 18900d804338SHariprasad Shenai #define PM_RX_V(x) ((x) << PM_RX_S) 18910d804338SHariprasad Shenai #define PM_RX_F PM_RX_V(1U) 18920d804338SHariprasad Shenai 18930d804338SHariprasad Shenai #define PM_TX_S 21 18940d804338SHariprasad Shenai #define PM_TX_V(x) ((x) << PM_TX_S) 18950d804338SHariprasad Shenai #define PM_TX_F PM_TX_V(1U) 18960d804338SHariprasad Shenai 18970d804338SHariprasad Shenai #define MA_S 20 18980d804338SHariprasad Shenai #define MA_V(x) ((x) << MA_S) 18990d804338SHariprasad Shenai #define MA_F MA_V(1U) 19000d804338SHariprasad Shenai 19010d804338SHariprasad Shenai #define TP_S 19 19020d804338SHariprasad Shenai #define TP_V(x) ((x) << TP_S) 19030d804338SHariprasad Shenai #define TP_F TP_V(1U) 19040d804338SHariprasad Shenai 19050d804338SHariprasad Shenai #define LE_S 18 19060d804338SHariprasad Shenai #define LE_V(x) ((x) << LE_S) 19070d804338SHariprasad Shenai #define LE_F LE_V(1U) 19080d804338SHariprasad Shenai 19090d804338SHariprasad Shenai #define EDC1_S 17 19100d804338SHariprasad Shenai #define EDC1_V(x) ((x) << EDC1_S) 19110d804338SHariprasad Shenai #define EDC1_F EDC1_V(1U) 19120d804338SHariprasad Shenai 19130d804338SHariprasad Shenai #define EDC0_S 16 19140d804338SHariprasad Shenai #define EDC0_V(x) ((x) << EDC0_S) 19150d804338SHariprasad Shenai #define EDC0_F EDC0_V(1U) 19160d804338SHariprasad Shenai 19170d804338SHariprasad Shenai #define MC_S 15 19180d804338SHariprasad Shenai #define MC_V(x) ((x) << MC_S) 19190d804338SHariprasad Shenai #define MC_F MC_V(1U) 19200d804338SHariprasad Shenai 19210d804338SHariprasad Shenai #define PCIE_S 14 19220d804338SHariprasad Shenai #define PCIE_V(x) ((x) << PCIE_S) 19230d804338SHariprasad Shenai #define PCIE_F PCIE_V(1U) 19240d804338SHariprasad Shenai 19250d804338SHariprasad Shenai #define XGMAC_KR1_S 12 19260d804338SHariprasad Shenai #define XGMAC_KR1_V(x) ((x) << XGMAC_KR1_S) 19270d804338SHariprasad Shenai #define XGMAC_KR1_F XGMAC_KR1_V(1U) 19280d804338SHariprasad Shenai 19290d804338SHariprasad Shenai #define XGMAC_KR0_S 11 19300d804338SHariprasad Shenai #define XGMAC_KR0_V(x) ((x) << XGMAC_KR0_S) 19310d804338SHariprasad Shenai #define XGMAC_KR0_F XGMAC_KR0_V(1U) 19320d804338SHariprasad Shenai 19330d804338SHariprasad Shenai #define XGMAC1_S 10 19340d804338SHariprasad Shenai #define XGMAC1_V(x) ((x) << XGMAC1_S) 19350d804338SHariprasad Shenai #define XGMAC1_F XGMAC1_V(1U) 19360d804338SHariprasad Shenai 19370d804338SHariprasad Shenai #define XGMAC0_S 9 19380d804338SHariprasad Shenai #define XGMAC0_V(x) ((x) << XGMAC0_S) 19390d804338SHariprasad Shenai #define XGMAC0_F XGMAC0_V(1U) 19400d804338SHariprasad Shenai 19410d804338SHariprasad Shenai #define SMB_S 8 19420d804338SHariprasad Shenai #define SMB_V(x) ((x) << SMB_S) 19430d804338SHariprasad Shenai #define SMB_F SMB_V(1U) 19440d804338SHariprasad Shenai 19450d804338SHariprasad Shenai #define SF_S 7 19460d804338SHariprasad Shenai #define SF_V(x) ((x) << SF_S) 19470d804338SHariprasad Shenai #define SF_F SF_V(1U) 19480d804338SHariprasad Shenai 19490d804338SHariprasad Shenai #define PL_S 6 19500d804338SHariprasad Shenai #define PL_V(x) ((x) << PL_S) 19510d804338SHariprasad Shenai #define PL_F PL_V(1U) 19520d804338SHariprasad Shenai 19530d804338SHariprasad Shenai #define NCSI_S 5 19540d804338SHariprasad Shenai #define NCSI_V(x) ((x) << NCSI_S) 19550d804338SHariprasad Shenai #define NCSI_F NCSI_V(1U) 19560d804338SHariprasad Shenai 19570d804338SHariprasad Shenai #define MPS_S 4 19580d804338SHariprasad Shenai #define MPS_V(x) ((x) << MPS_S) 19590d804338SHariprasad Shenai #define MPS_F MPS_V(1U) 19600d804338SHariprasad Shenai 19610d804338SHariprasad Shenai #define CIM_S 0 19620d804338SHariprasad Shenai #define CIM_V(x) ((x) << CIM_S) 19630d804338SHariprasad Shenai #define CIM_F CIM_V(1U) 19640d804338SHariprasad Shenai 19650d804338SHariprasad Shenai #define MC1_S 31 19660d804338SHariprasad Shenai 19670d804338SHariprasad Shenai #define PL_INT_ENABLE_A 0x19410 19680d804338SHariprasad Shenai #define PL_INT_MAP0_A 0x19414 19690d804338SHariprasad Shenai #define PL_RST_A 0x19428 19700d804338SHariprasad Shenai 19710d804338SHariprasad Shenai #define PIORST_S 1 19720d804338SHariprasad Shenai #define PIORST_V(x) ((x) << PIORST_S) 19730d804338SHariprasad Shenai #define PIORST_F PIORST_V(1U) 19740d804338SHariprasad Shenai 19750d804338SHariprasad Shenai #define PIORSTMODE_S 0 19760d804338SHariprasad Shenai #define PIORSTMODE_V(x) ((x) << PIORSTMODE_S) 19770d804338SHariprasad Shenai #define PIORSTMODE_F PIORSTMODE_V(1U) 19780d804338SHariprasad Shenai 19790d804338SHariprasad Shenai #define PL_PL_INT_CAUSE_A 0x19430 19800d804338SHariprasad Shenai 19810d804338SHariprasad Shenai #define FATALPERR_S 4 19820d804338SHariprasad Shenai #define FATALPERR_V(x) ((x) << FATALPERR_S) 19830d804338SHariprasad Shenai #define FATALPERR_F FATALPERR_V(1U) 19840d804338SHariprasad Shenai 19850d804338SHariprasad Shenai #define PERRVFID_S 0 19860d804338SHariprasad Shenai #define PERRVFID_V(x) ((x) << PERRVFID_S) 19870d804338SHariprasad Shenai #define PERRVFID_F PERRVFID_V(1U) 19880d804338SHariprasad Shenai 19890d804338SHariprasad Shenai #define PL_REV_A 0x1943c 19900d804338SHariprasad Shenai 19910d804338SHariprasad Shenai #define REV_S 0 19920d804338SHariprasad Shenai #define REV_M 0xfU 19930d804338SHariprasad Shenai #define REV_V(x) ((x) << REV_S) 19940d804338SHariprasad Shenai #define REV_G(x) (((x) >> REV_S) & REV_M) 19950d804338SHariprasad Shenai 19960d804338SHariprasad Shenai #define LE_DB_INT_CAUSE_A 0x19c3c 19970d804338SHariprasad Shenai 19980d804338SHariprasad Shenai #define REQQPARERR_S 16 19990d804338SHariprasad Shenai #define REQQPARERR_V(x) ((x) << REQQPARERR_S) 20000d804338SHariprasad Shenai #define REQQPARERR_F REQQPARERR_V(1U) 20010d804338SHariprasad Shenai 20020d804338SHariprasad Shenai #define UNKNOWNCMD_S 15 20030d804338SHariprasad Shenai #define UNKNOWNCMD_V(x) ((x) << UNKNOWNCMD_S) 20040d804338SHariprasad Shenai #define UNKNOWNCMD_F UNKNOWNCMD_V(1U) 20050d804338SHariprasad Shenai 20060d804338SHariprasad Shenai #define PARITYERR_S 6 20070d804338SHariprasad Shenai #define PARITYERR_V(x) ((x) << PARITYERR_S) 20080d804338SHariprasad Shenai #define PARITYERR_F PARITYERR_V(1U) 20090d804338SHariprasad Shenai 20100d804338SHariprasad Shenai #define LIPMISS_S 5 20110d804338SHariprasad Shenai #define LIPMISS_V(x) ((x) << LIPMISS_S) 20120d804338SHariprasad Shenai #define LIPMISS_F LIPMISS_V(1U) 20130d804338SHariprasad Shenai 20140d804338SHariprasad Shenai #define LIP0_S 4 20150d804338SHariprasad Shenai #define LIP0_V(x) ((x) << LIP0_S) 20160d804338SHariprasad Shenai #define LIP0_F LIP0_V(1U) 20170d804338SHariprasad Shenai 20180d804338SHariprasad Shenai #define NCSI_INT_CAUSE_A 0x1a0d8 20190d804338SHariprasad Shenai 20200d804338SHariprasad Shenai #define CIM_DM_PRTY_ERR_S 8 20210d804338SHariprasad Shenai #define CIM_DM_PRTY_ERR_V(x) ((x) << CIM_DM_PRTY_ERR_S) 20220d804338SHariprasad Shenai #define CIM_DM_PRTY_ERR_F CIM_DM_PRTY_ERR_V(1U) 20230d804338SHariprasad Shenai 20240d804338SHariprasad Shenai #define MPS_DM_PRTY_ERR_S 7 20250d804338SHariprasad Shenai #define MPS_DM_PRTY_ERR_V(x) ((x) << MPS_DM_PRTY_ERR_S) 20260d804338SHariprasad Shenai #define MPS_DM_PRTY_ERR_F MPS_DM_PRTY_ERR_V(1U) 20270d804338SHariprasad Shenai 20280d804338SHariprasad Shenai #define TXFIFO_PRTY_ERR_S 1 20290d804338SHariprasad Shenai #define TXFIFO_PRTY_ERR_V(x) ((x) << TXFIFO_PRTY_ERR_S) 20300d804338SHariprasad Shenai #define TXFIFO_PRTY_ERR_F TXFIFO_PRTY_ERR_V(1U) 20310d804338SHariprasad Shenai 20320d804338SHariprasad Shenai #define RXFIFO_PRTY_ERR_S 0 20330d804338SHariprasad Shenai #define RXFIFO_PRTY_ERR_V(x) ((x) << RXFIFO_PRTY_ERR_S) 20340d804338SHariprasad Shenai #define RXFIFO_PRTY_ERR_F RXFIFO_PRTY_ERR_V(1U) 20350d804338SHariprasad Shenai 20360d804338SHariprasad Shenai #define XGMAC_PORT_CFG2_A 0x1018 20370d804338SHariprasad Shenai 20380d804338SHariprasad Shenai #define PATEN_S 18 20390d804338SHariprasad Shenai #define PATEN_V(x) ((x) << PATEN_S) 20400d804338SHariprasad Shenai #define PATEN_F PATEN_V(1U) 20410d804338SHariprasad Shenai 20420d804338SHariprasad Shenai #define MAGICEN_S 17 20430d804338SHariprasad Shenai #define MAGICEN_V(x) ((x) << MAGICEN_S) 20440d804338SHariprasad Shenai #define MAGICEN_F MAGICEN_V(1U) 2045f7917c00SJeff Kirsher 2046f7917c00SJeff Kirsher #define XGMAC_PORT_MAGIC_MACID_LO 0x1024 2047f7917c00SJeff Kirsher #define XGMAC_PORT_MAGIC_MACID_HI 0x1028 2048f7917c00SJeff Kirsher 20490d804338SHariprasad Shenai #define XGMAC_PORT_EPIO_DATA0_A 0x10c0 20500d804338SHariprasad Shenai #define XGMAC_PORT_EPIO_DATA1_A 0x10c4 20510d804338SHariprasad Shenai #define XGMAC_PORT_EPIO_DATA2_A 0x10c8 20520d804338SHariprasad Shenai #define XGMAC_PORT_EPIO_DATA3_A 0x10cc 20530d804338SHariprasad Shenai #define XGMAC_PORT_EPIO_OP_A 0x10d0 2054f7917c00SJeff Kirsher 20550d804338SHariprasad Shenai #define EPIOWR_S 8 20560d804338SHariprasad Shenai #define EPIOWR_V(x) ((x) << EPIOWR_S) 20570d804338SHariprasad Shenai #define EPIOWR_F EPIOWR_V(1U) 2058dca4faebSVipul Pandya 20590d804338SHariprasad Shenai #define ADDRESS_S 0 20600d804338SHariprasad Shenai #define ADDRESS_V(x) ((x) << ADDRESS_S) 2061dca4faebSVipul Pandya 20620d804338SHariprasad Shenai #define MAC_PORT_INT_CAUSE_A 0x8dc 20630d804338SHariprasad Shenai #define XGMAC_PORT_INT_CAUSE_A 0x10dc 2064dca4faebSVipul Pandya 20650d804338SHariprasad Shenai #define TP_TX_MOD_QUEUE_REQ_MAP_A 0x7e28 2066dca4faebSVipul Pandya 20670d804338SHariprasad Shenai #define TP_TX_MOD_QUEUE_WEIGHT0_A 0x7e30 20680d804338SHariprasad Shenai #define TP_TX_MOD_CHANNEL_WEIGHT_A 0x7e34 2069dca4faebSVipul Pandya 20700d804338SHariprasad Shenai #define TX_MOD_QUEUE_REQ_MAP_S 0 20710d804338SHariprasad Shenai #define TX_MOD_QUEUE_REQ_MAP_V(x) ((x) << TX_MOD_QUEUE_REQ_MAP_S) 2072dca4faebSVipul Pandya 20730d804338SHariprasad Shenai #define TX_MODQ_WEIGHT3_S 24 20740d804338SHariprasad Shenai #define TX_MODQ_WEIGHT3_V(x) ((x) << TX_MODQ_WEIGHT3_S) 2075dca4faebSVipul Pandya 20760d804338SHariprasad Shenai #define TX_MODQ_WEIGHT2_S 16 20770d804338SHariprasad Shenai #define TX_MODQ_WEIGHT2_V(x) ((x) << TX_MODQ_WEIGHT2_S) 2078dca4faebSVipul Pandya 20790d804338SHariprasad Shenai #define TX_MODQ_WEIGHT1_S 8 20800d804338SHariprasad Shenai #define TX_MODQ_WEIGHT1_V(x) ((x) << TX_MODQ_WEIGHT1_S) 2081dca4faebSVipul Pandya 20820d804338SHariprasad Shenai #define TX_MODQ_WEIGHT0_S 0 20830d804338SHariprasad Shenai #define TX_MODQ_WEIGHT0_V(x) ((x) << TX_MODQ_WEIGHT0_S) 2084dca4faebSVipul Pandya 20850d804338SHariprasad Shenai #define TP_TX_SCHED_HDR_A 0x23 20860d804338SHariprasad Shenai #define TP_TX_SCHED_FIFO_A 0x24 20870d804338SHariprasad Shenai #define TP_TX_SCHED_PCMD_A 0x25 2088dcf7b6f5SKumar Sanghvi 2089b2decaddSSantosh Rastapur #define NUM_MPS_CLS_SRAM_L_INSTANCES 336 2090b2decaddSSantosh Rastapur #define NUM_MPS_T5_CLS_SRAM_L_INSTANCES 512 2091b2decaddSSantosh Rastapur 2092b2decaddSSantosh Rastapur #define T5_PORT0_BASE 0x30000 2093b2decaddSSantosh Rastapur #define T5_PORT_STRIDE 0x4000 2094b2decaddSSantosh Rastapur #define T5_PORT_BASE(idx) (T5_PORT0_BASE + (idx) * T5_PORT_STRIDE) 2095b2decaddSSantosh Rastapur #define T5_PORT_REG(idx, reg) (T5_PORT_BASE(idx) + (reg)) 2096b2decaddSSantosh Rastapur 2097b2decaddSSantosh Rastapur #define MC_0_BASE_ADDR 0x40000 2098b2decaddSSantosh Rastapur #define MC_1_BASE_ADDR 0x48000 2099b2decaddSSantosh Rastapur #define MC_STRIDE (MC_1_BASE_ADDR - MC_0_BASE_ADDR) 2100b2decaddSSantosh Rastapur #define MC_REG(reg, idx) (reg + MC_STRIDE * idx) 2101b2decaddSSantosh Rastapur 210289c3a86cSHariprasad Shenai #define MC_P_BIST_CMD_A 0x41400 210389c3a86cSHariprasad Shenai #define MC_P_BIST_CMD_ADDR_A 0x41404 210489c3a86cSHariprasad Shenai #define MC_P_BIST_CMD_LEN_A 0x41408 210589c3a86cSHariprasad Shenai #define MC_P_BIST_DATA_PATTERN_A 0x4140c 210689c3a86cSHariprasad Shenai #define MC_P_BIST_STATUS_RDATA_A 0x41488 210789c3a86cSHariprasad Shenai 2108b2decaddSSantosh Rastapur #define EDC_T50_BASE_ADDR 0x50000 210989c3a86cSHariprasad Shenai 211089c3a86cSHariprasad Shenai #define EDC_H_BIST_CMD_A 0x50004 211189c3a86cSHariprasad Shenai #define EDC_H_BIST_CMD_ADDR_A 0x50008 211289c3a86cSHariprasad Shenai #define EDC_H_BIST_CMD_LEN_A 0x5000c 211389c3a86cSHariprasad Shenai #define EDC_H_BIST_DATA_PATTERN_A 0x50010 211489c3a86cSHariprasad Shenai #define EDC_H_BIST_STATUS_RDATA_A 0x50028 2115b2decaddSSantosh Rastapur 2116b2decaddSSantosh Rastapur #define EDC_T51_BASE_ADDR 0x50800 211789c3a86cSHariprasad Shenai 2118b2decaddSSantosh Rastapur #define EDC_STRIDE_T5 (EDC_T51_BASE_ADDR - EDC_T50_BASE_ADDR) 2119b2decaddSSantosh Rastapur #define EDC_REG_T5(reg, idx) (reg + EDC_STRIDE_T5 * idx) 2120b2decaddSSantosh Rastapur 21210d804338SHariprasad Shenai #define PL_VF_REV_A 0x4 21220d804338SHariprasad Shenai #define PL_VF_WHOAMI_A 0x0 21230d804338SHariprasad Shenai #define PL_VF_REVISION_A 0x8 2124dcf7b6f5SKumar Sanghvi 2125f1ff24aaSHariprasad Shenai /* registers for module CIM */ 2126f1ff24aaSHariprasad Shenai #define CIM_HOST_ACC_CTRL_A 0x7b50 2127f1ff24aaSHariprasad Shenai #define CIM_HOST_ACC_DATA_A 0x7b54 2128f1ff24aaSHariprasad Shenai #define UP_UP_DBG_LA_CFG_A 0x140 2129f1ff24aaSHariprasad Shenai #define UP_UP_DBG_LA_DATA_A 0x144 2130f1ff24aaSHariprasad Shenai 2131f1ff24aaSHariprasad Shenai #define HOSTBUSY_S 17 2132f1ff24aaSHariprasad Shenai #define HOSTBUSY_V(x) ((x) << HOSTBUSY_S) 2133f1ff24aaSHariprasad Shenai #define HOSTBUSY_F HOSTBUSY_V(1U) 2134f1ff24aaSHariprasad Shenai 2135f1ff24aaSHariprasad Shenai #define HOSTWRITE_S 16 2136f1ff24aaSHariprasad Shenai #define HOSTWRITE_V(x) ((x) << HOSTWRITE_S) 2137f1ff24aaSHariprasad Shenai #define HOSTWRITE_F HOSTWRITE_V(1U) 2138f1ff24aaSHariprasad Shenai 2139f1ff24aaSHariprasad Shenai #define UPDBGLARDEN_S 1 2140f1ff24aaSHariprasad Shenai #define UPDBGLARDEN_V(x) ((x) << UPDBGLARDEN_S) 2141f1ff24aaSHariprasad Shenai #define UPDBGLARDEN_F UPDBGLARDEN_V(1U) 2142f1ff24aaSHariprasad Shenai 2143f1ff24aaSHariprasad Shenai #define UPDBGLAEN_S 0 2144f1ff24aaSHariprasad Shenai #define UPDBGLAEN_V(x) ((x) << UPDBGLAEN_S) 2145f1ff24aaSHariprasad Shenai #define UPDBGLAEN_F UPDBGLAEN_V(1U) 2146f1ff24aaSHariprasad Shenai 2147f1ff24aaSHariprasad Shenai #define UPDBGLARDPTR_S 2 2148f1ff24aaSHariprasad Shenai #define UPDBGLARDPTR_M 0xfffU 2149f1ff24aaSHariprasad Shenai #define UPDBGLARDPTR_V(x) ((x) << UPDBGLARDPTR_S) 2150f1ff24aaSHariprasad Shenai 2151f1ff24aaSHariprasad Shenai #define UPDBGLAWRPTR_S 16 2152f1ff24aaSHariprasad Shenai #define UPDBGLAWRPTR_M 0xfffU 2153f1ff24aaSHariprasad Shenai #define UPDBGLAWRPTR_G(x) (((x) >> UPDBGLAWRPTR_S) & UPDBGLAWRPTR_M) 2154f1ff24aaSHariprasad Shenai 2155f1ff24aaSHariprasad Shenai #define UPDBGLACAPTPCONLY_S 30 2156f1ff24aaSHariprasad Shenai #define UPDBGLACAPTPCONLY_V(x) ((x) << UPDBGLACAPTPCONLY_S) 2157f1ff24aaSHariprasad Shenai #define UPDBGLACAPTPCONLY_F UPDBGLACAPTPCONLY_V(1U) 2158f1ff24aaSHariprasad Shenai 215974b3092cSHariprasad Shenai #define CIM_QUEUE_CONFIG_REF_A 0x7b48 216074b3092cSHariprasad Shenai #define CIM_QUEUE_CONFIG_CTRL_A 0x7b4c 216174b3092cSHariprasad Shenai 216274b3092cSHariprasad Shenai #define CIMQSIZE_S 24 216374b3092cSHariprasad Shenai #define CIMQSIZE_M 0x3fU 216474b3092cSHariprasad Shenai #define CIMQSIZE_G(x) (((x) >> CIMQSIZE_S) & CIMQSIZE_M) 216574b3092cSHariprasad Shenai 216674b3092cSHariprasad Shenai #define CIMQBASE_S 16 216774b3092cSHariprasad Shenai #define CIMQBASE_M 0x3fU 216874b3092cSHariprasad Shenai #define CIMQBASE_G(x) (((x) >> CIMQBASE_S) & CIMQBASE_M) 216974b3092cSHariprasad Shenai 217074b3092cSHariprasad Shenai #define QUEFULLTHRSH_S 0 217174b3092cSHariprasad Shenai #define QUEFULLTHRSH_M 0x1ffU 217274b3092cSHariprasad Shenai #define QUEFULLTHRSH_G(x) (((x) >> QUEFULLTHRSH_S) & QUEFULLTHRSH_M) 217374b3092cSHariprasad Shenai 217474b3092cSHariprasad Shenai #define UP_IBQ_0_RDADDR_A 0x10 217574b3092cSHariprasad Shenai #define UP_IBQ_0_SHADOW_RDADDR_A 0x280 217674b3092cSHariprasad Shenai #define UP_OBQ_0_REALADDR_A 0x104 217774b3092cSHariprasad Shenai #define UP_OBQ_0_SHADOW_REALADDR_A 0x394 217874b3092cSHariprasad Shenai 217974b3092cSHariprasad Shenai #define IBQRDADDR_S 0 218074b3092cSHariprasad Shenai #define IBQRDADDR_M 0x1fffU 218174b3092cSHariprasad Shenai #define IBQRDADDR_G(x) (((x) >> IBQRDADDR_S) & IBQRDADDR_M) 218274b3092cSHariprasad Shenai 218374b3092cSHariprasad Shenai #define IBQWRADDR_S 0 218474b3092cSHariprasad Shenai #define IBQWRADDR_M 0x1fffU 218574b3092cSHariprasad Shenai #define IBQWRADDR_G(x) (((x) >> IBQWRADDR_S) & IBQWRADDR_M) 218674b3092cSHariprasad Shenai 218774b3092cSHariprasad Shenai #define QUERDADDR_S 0 218874b3092cSHariprasad Shenai #define QUERDADDR_M 0x7fffU 218974b3092cSHariprasad Shenai #define QUERDADDR_G(x) (((x) >> QUERDADDR_S) & QUERDADDR_M) 219074b3092cSHariprasad Shenai 219174b3092cSHariprasad Shenai #define QUEREMFLITS_S 0 219274b3092cSHariprasad Shenai #define QUEREMFLITS_M 0x7ffU 219374b3092cSHariprasad Shenai #define QUEREMFLITS_G(x) (((x) >> QUEREMFLITS_S) & QUEREMFLITS_M) 219474b3092cSHariprasad Shenai 219574b3092cSHariprasad Shenai #define QUEEOPCNT_S 16 219674b3092cSHariprasad Shenai #define QUEEOPCNT_M 0xfffU 219774b3092cSHariprasad Shenai #define QUEEOPCNT_G(x) (((x) >> QUEEOPCNT_S) & QUEEOPCNT_M) 219874b3092cSHariprasad Shenai 219974b3092cSHariprasad Shenai #define QUESOPCNT_S 0 220074b3092cSHariprasad Shenai #define QUESOPCNT_M 0xfffU 220174b3092cSHariprasad Shenai #define QUESOPCNT_G(x) (((x) >> QUESOPCNT_S) & QUESOPCNT_M) 220274b3092cSHariprasad Shenai 220374b3092cSHariprasad Shenai #define OBQSELECT_S 4 220474b3092cSHariprasad Shenai #define OBQSELECT_V(x) ((x) << OBQSELECT_S) 220574b3092cSHariprasad Shenai #define OBQSELECT_F OBQSELECT_V(1U) 220674b3092cSHariprasad Shenai 220774b3092cSHariprasad Shenai #define IBQSELECT_S 3 220874b3092cSHariprasad Shenai #define IBQSELECT_V(x) ((x) << IBQSELECT_S) 220974b3092cSHariprasad Shenai #define IBQSELECT_F IBQSELECT_V(1U) 221074b3092cSHariprasad Shenai 221174b3092cSHariprasad Shenai #define QUENUMSELECT_S 0 221274b3092cSHariprasad Shenai #define QUENUMSELECT_V(x) ((x) << QUENUMSELECT_S) 221374b3092cSHariprasad Shenai 2214f7917c00SJeff Kirsher #endif /* __T4_REGS_H */ 2215