1adfc5217SJeff Kirsher /* bnx2x_sp.h: Broadcom Everest network driver. 2adfc5217SJeff Kirsher * 3247fa82bSYuval Mintz * Copyright (c) 2011-2013 Broadcom Corporation 4adfc5217SJeff Kirsher * 5adfc5217SJeff Kirsher * Unless you and Broadcom execute a separate written software license 6adfc5217SJeff Kirsher * agreement governing use of this software, this software is licensed to you 7adfc5217SJeff Kirsher * under the terms of the GNU General Public License version 2, available 8adfc5217SJeff Kirsher * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the "GPL"). 9adfc5217SJeff Kirsher * 10adfc5217SJeff Kirsher * Notwithstanding the above, under no circumstances may you combine this 11adfc5217SJeff Kirsher * software in any way with any other Broadcom software provided under a 12adfc5217SJeff Kirsher * license other than the GPL, without Broadcom's express prior written 13adfc5217SJeff Kirsher * consent. 14adfc5217SJeff Kirsher * 15adfc5217SJeff Kirsher * Maintained by: Eilon Greenstein <eilong@broadcom.com> 16adfc5217SJeff Kirsher * Written by: Vladislav Zolotarov 17adfc5217SJeff Kirsher * 18adfc5217SJeff Kirsher */ 19adfc5217SJeff Kirsher #ifndef BNX2X_SP_VERBS 20adfc5217SJeff Kirsher #define BNX2X_SP_VERBS 21adfc5217SJeff Kirsher 22adfc5217SJeff Kirsher struct bnx2x; 23adfc5217SJeff Kirsher struct eth_context; 24adfc5217SJeff Kirsher 25adfc5217SJeff Kirsher /* Bits representing general command's configuration */ 26adfc5217SJeff Kirsher enum { 27adfc5217SJeff Kirsher RAMROD_TX, 28adfc5217SJeff Kirsher RAMROD_RX, 29adfc5217SJeff Kirsher /* Wait until all pending commands complete */ 30adfc5217SJeff Kirsher RAMROD_COMP_WAIT, 31adfc5217SJeff Kirsher /* Don't send a ramrod, only update a registry */ 32adfc5217SJeff Kirsher RAMROD_DRV_CLR_ONLY, 33adfc5217SJeff Kirsher /* Configure HW according to the current object state */ 34adfc5217SJeff Kirsher RAMROD_RESTORE, 35adfc5217SJeff Kirsher /* Execute the next command now */ 36adfc5217SJeff Kirsher RAMROD_EXEC, 3716a5fd92SYuval Mintz /* Don't add a new command and continue execution of postponed 38adfc5217SJeff Kirsher * commands. If not set a new command will be added to the 39adfc5217SJeff Kirsher * pending commands list. 40adfc5217SJeff Kirsher */ 41adfc5217SJeff Kirsher RAMROD_CONT, 4255c11941SMerav Sicron /* If there is another pending ramrod, wait until it finishes and 4355c11941SMerav Sicron * re-try to submit this one. This flag can be set only in sleepable 4455c11941SMerav Sicron * context, and should not be set from the context that completes the 4555c11941SMerav Sicron * ramrods as deadlock will occur. 4655c11941SMerav Sicron */ 4755c11941SMerav Sicron RAMROD_RETRY, 48adfc5217SJeff Kirsher }; 49adfc5217SJeff Kirsher 50adfc5217SJeff Kirsher typedef enum { 51adfc5217SJeff Kirsher BNX2X_OBJ_TYPE_RX, 52adfc5217SJeff Kirsher BNX2X_OBJ_TYPE_TX, 53adfc5217SJeff Kirsher BNX2X_OBJ_TYPE_RX_TX, 54adfc5217SJeff Kirsher } bnx2x_obj_type; 55adfc5217SJeff Kirsher 562de67439SYuval Mintz /* Public slow path states */ 57adfc5217SJeff Kirsher enum { 58adfc5217SJeff Kirsher BNX2X_FILTER_MAC_PENDING, 59adfc5217SJeff Kirsher BNX2X_FILTER_VLAN_PENDING, 60adfc5217SJeff Kirsher BNX2X_FILTER_VLAN_MAC_PENDING, 61adfc5217SJeff Kirsher BNX2X_FILTER_RX_MODE_PENDING, 62adfc5217SJeff Kirsher BNX2X_FILTER_RX_MODE_SCHED, 63adfc5217SJeff Kirsher BNX2X_FILTER_ISCSI_ETH_START_SCHED, 64adfc5217SJeff Kirsher BNX2X_FILTER_ISCSI_ETH_STOP_SCHED, 65adfc5217SJeff Kirsher BNX2X_FILTER_FCOE_ETH_START_SCHED, 66adfc5217SJeff Kirsher BNX2X_FILTER_FCOE_ETH_STOP_SCHED, 67adfc5217SJeff Kirsher BNX2X_FILTER_MCAST_PENDING, 68adfc5217SJeff Kirsher BNX2X_FILTER_MCAST_SCHED, 69adfc5217SJeff Kirsher BNX2X_FILTER_RSS_CONF_PENDING, 70a3348722SBarak Witkowski BNX2X_AFEX_FCOE_Q_UPDATE_PENDING, 71a3348722SBarak Witkowski BNX2X_AFEX_PENDING_VIFSET_MCP_ACK 72adfc5217SJeff Kirsher }; 73adfc5217SJeff Kirsher 74adfc5217SJeff Kirsher struct bnx2x_raw_obj { 75adfc5217SJeff Kirsher u8 func_id; 76adfc5217SJeff Kirsher 77adfc5217SJeff Kirsher /* Queue params */ 78adfc5217SJeff Kirsher u8 cl_id; 79adfc5217SJeff Kirsher u32 cid; 80adfc5217SJeff Kirsher 81adfc5217SJeff Kirsher /* Ramrod data buffer params */ 82adfc5217SJeff Kirsher void *rdata; 83adfc5217SJeff Kirsher dma_addr_t rdata_mapping; 84adfc5217SJeff Kirsher 85adfc5217SJeff Kirsher /* Ramrod state params */ 86adfc5217SJeff Kirsher int state; /* "ramrod is pending" state bit */ 87adfc5217SJeff Kirsher unsigned long *pstate; /* pointer to state buffer */ 88adfc5217SJeff Kirsher 89adfc5217SJeff Kirsher bnx2x_obj_type obj_type; 90adfc5217SJeff Kirsher 91adfc5217SJeff Kirsher int (*wait_comp)(struct bnx2x *bp, 92adfc5217SJeff Kirsher struct bnx2x_raw_obj *o); 93adfc5217SJeff Kirsher 94adfc5217SJeff Kirsher bool (*check_pending)(struct bnx2x_raw_obj *o); 95adfc5217SJeff Kirsher void (*clear_pending)(struct bnx2x_raw_obj *o); 96adfc5217SJeff Kirsher void (*set_pending)(struct bnx2x_raw_obj *o); 97adfc5217SJeff Kirsher }; 98adfc5217SJeff Kirsher 99adfc5217SJeff Kirsher /************************* VLAN-MAC commands related parameters ***************/ 100adfc5217SJeff Kirsher struct bnx2x_mac_ramrod_data { 101adfc5217SJeff Kirsher u8 mac[ETH_ALEN]; 10291226790SDmitry Kravkov u8 is_inner_mac; 103adfc5217SJeff Kirsher }; 104adfc5217SJeff Kirsher 105adfc5217SJeff Kirsher struct bnx2x_vlan_ramrod_data { 106adfc5217SJeff Kirsher u16 vlan; 107adfc5217SJeff Kirsher }; 108adfc5217SJeff Kirsher 109adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_data { 110adfc5217SJeff Kirsher u8 mac[ETH_ALEN]; 11191226790SDmitry Kravkov u8 is_inner_mac; 112adfc5217SJeff Kirsher u16 vlan; 113adfc5217SJeff Kirsher }; 114adfc5217SJeff Kirsher 115adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data { 116adfc5217SJeff Kirsher struct bnx2x_mac_ramrod_data mac; 117adfc5217SJeff Kirsher struct bnx2x_vlan_ramrod_data vlan; 118adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_data vlan_mac; 119adfc5217SJeff Kirsher }; 120adfc5217SJeff Kirsher 121adfc5217SJeff Kirsher /* VLAN_MAC commands */ 122adfc5217SJeff Kirsher enum bnx2x_vlan_mac_cmd { 123adfc5217SJeff Kirsher BNX2X_VLAN_MAC_ADD, 124adfc5217SJeff Kirsher BNX2X_VLAN_MAC_DEL, 125adfc5217SJeff Kirsher BNX2X_VLAN_MAC_MOVE, 126adfc5217SJeff Kirsher }; 127adfc5217SJeff Kirsher 128adfc5217SJeff Kirsher struct bnx2x_vlan_mac_data { 129adfc5217SJeff Kirsher /* Requested command: BNX2X_VLAN_MAC_XX */ 130adfc5217SJeff Kirsher enum bnx2x_vlan_mac_cmd cmd; 13116a5fd92SYuval Mintz /* used to contain the data related vlan_mac_flags bits from 132adfc5217SJeff Kirsher * ramrod parameters. 133adfc5217SJeff Kirsher */ 134adfc5217SJeff Kirsher unsigned long vlan_mac_flags; 135adfc5217SJeff Kirsher 136adfc5217SJeff Kirsher /* Needed for MOVE command */ 137adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *target_obj; 138adfc5217SJeff Kirsher 139adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data u; 140adfc5217SJeff Kirsher }; 141adfc5217SJeff Kirsher 142adfc5217SJeff Kirsher /*************************** Exe Queue obj ************************************/ 143adfc5217SJeff Kirsher union bnx2x_exe_queue_cmd_data { 144adfc5217SJeff Kirsher struct bnx2x_vlan_mac_data vlan_mac; 145adfc5217SJeff Kirsher 146adfc5217SJeff Kirsher struct { 147adfc5217SJeff Kirsher /* TODO */ 148adfc5217SJeff Kirsher } mcast; 149adfc5217SJeff Kirsher }; 150adfc5217SJeff Kirsher 151adfc5217SJeff Kirsher struct bnx2x_exeq_elem { 152adfc5217SJeff Kirsher struct list_head link; 153adfc5217SJeff Kirsher 154adfc5217SJeff Kirsher /* Length of this element in the exe_chunk. */ 155adfc5217SJeff Kirsher int cmd_len; 156adfc5217SJeff Kirsher 157adfc5217SJeff Kirsher union bnx2x_exe_queue_cmd_data cmd_data; 158adfc5217SJeff Kirsher }; 159adfc5217SJeff Kirsher 160adfc5217SJeff Kirsher union bnx2x_qable_obj; 161adfc5217SJeff Kirsher 162adfc5217SJeff Kirsher union bnx2x_exeq_comp_elem { 163adfc5217SJeff Kirsher union event_ring_elem *elem; 164adfc5217SJeff Kirsher }; 165adfc5217SJeff Kirsher 166adfc5217SJeff Kirsher struct bnx2x_exe_queue_obj; 167adfc5217SJeff Kirsher 168adfc5217SJeff Kirsher typedef int (*exe_q_validate)(struct bnx2x *bp, 169adfc5217SJeff Kirsher union bnx2x_qable_obj *o, 170adfc5217SJeff Kirsher struct bnx2x_exeq_elem *elem); 171adfc5217SJeff Kirsher 172460a25cdSYuval Mintz typedef int (*exe_q_remove)(struct bnx2x *bp, 173460a25cdSYuval Mintz union bnx2x_qable_obj *o, 174460a25cdSYuval Mintz struct bnx2x_exeq_elem *elem); 175460a25cdSYuval Mintz 1761aa8b471SBen Hutchings /* Return positive if entry was optimized, 0 - if not, negative 177adfc5217SJeff Kirsher * in case of an error. 178adfc5217SJeff Kirsher */ 179adfc5217SJeff Kirsher typedef int (*exe_q_optimize)(struct bnx2x *bp, 180adfc5217SJeff Kirsher union bnx2x_qable_obj *o, 181adfc5217SJeff Kirsher struct bnx2x_exeq_elem *elem); 182adfc5217SJeff Kirsher typedef int (*exe_q_execute)(struct bnx2x *bp, 183adfc5217SJeff Kirsher union bnx2x_qable_obj *o, 184adfc5217SJeff Kirsher struct list_head *exe_chunk, 185adfc5217SJeff Kirsher unsigned long *ramrod_flags); 186adfc5217SJeff Kirsher typedef struct bnx2x_exeq_elem * 187adfc5217SJeff Kirsher (*exe_q_get)(struct bnx2x_exe_queue_obj *o, 188adfc5217SJeff Kirsher struct bnx2x_exeq_elem *elem); 189adfc5217SJeff Kirsher 190adfc5217SJeff Kirsher struct bnx2x_exe_queue_obj { 19116a5fd92SYuval Mintz /* Commands pending for an execution. */ 192adfc5217SJeff Kirsher struct list_head exe_queue; 193adfc5217SJeff Kirsher 19416a5fd92SYuval Mintz /* Commands pending for an completion. */ 195adfc5217SJeff Kirsher struct list_head pending_comp; 196adfc5217SJeff Kirsher 197adfc5217SJeff Kirsher spinlock_t lock; 198adfc5217SJeff Kirsher 199adfc5217SJeff Kirsher /* Maximum length of commands' list for one execution */ 200adfc5217SJeff Kirsher int exe_chunk_len; 201adfc5217SJeff Kirsher 202adfc5217SJeff Kirsher union bnx2x_qable_obj *owner; 203adfc5217SJeff Kirsher 204adfc5217SJeff Kirsher /****** Virtual functions ******/ 205adfc5217SJeff Kirsher /** 206adfc5217SJeff Kirsher * Called before commands execution for commands that are really 207adfc5217SJeff Kirsher * going to be executed (after 'optimize'). 208adfc5217SJeff Kirsher * 209adfc5217SJeff Kirsher * Must run under exe_queue->lock 210adfc5217SJeff Kirsher */ 211adfc5217SJeff Kirsher exe_q_validate validate; 212adfc5217SJeff Kirsher 213460a25cdSYuval Mintz /** 214460a25cdSYuval Mintz * Called before removing pending commands, cleaning allocated 215460a25cdSYuval Mintz * resources (e.g., credits from validate) 216460a25cdSYuval Mintz */ 217460a25cdSYuval Mintz exe_q_remove remove; 218adfc5217SJeff Kirsher 219adfc5217SJeff Kirsher /** 220adfc5217SJeff Kirsher * This will try to cancel the current pending commands list 221adfc5217SJeff Kirsher * considering the new command. 222adfc5217SJeff Kirsher * 223460a25cdSYuval Mintz * Returns the number of optimized commands or a negative error code 224460a25cdSYuval Mintz * 225adfc5217SJeff Kirsher * Must run under exe_queue->lock 226adfc5217SJeff Kirsher */ 227adfc5217SJeff Kirsher exe_q_optimize optimize; 228adfc5217SJeff Kirsher 229adfc5217SJeff Kirsher /** 230adfc5217SJeff Kirsher * Run the next commands chunk (owner specific). 231adfc5217SJeff Kirsher */ 232adfc5217SJeff Kirsher exe_q_execute execute; 233adfc5217SJeff Kirsher 234adfc5217SJeff Kirsher /** 235adfc5217SJeff Kirsher * Return the exe_queue element containing the specific command 236adfc5217SJeff Kirsher * if any. Otherwise return NULL. 237adfc5217SJeff Kirsher */ 238adfc5217SJeff Kirsher exe_q_get get; 239adfc5217SJeff Kirsher }; 240adfc5217SJeff Kirsher /***************** Classification verbs: Set/Del MAC/VLAN/VLAN-MAC ************/ 241adfc5217SJeff Kirsher /* 24216a5fd92SYuval Mintz * Element in the VLAN_MAC registry list having all currently configured 243adfc5217SJeff Kirsher * rules. 244adfc5217SJeff Kirsher */ 245adfc5217SJeff Kirsher struct bnx2x_vlan_mac_registry_elem { 246adfc5217SJeff Kirsher struct list_head link; 247adfc5217SJeff Kirsher 24816a5fd92SYuval Mintz /* Used to store the cam offset used for the mac/vlan/vlan-mac. 249adfc5217SJeff Kirsher * Relevant for 57710 and 57711 only. VLANs and MACs share the 250adfc5217SJeff Kirsher * same CAM for these chips. 251adfc5217SJeff Kirsher */ 252adfc5217SJeff Kirsher int cam_offset; 253adfc5217SJeff Kirsher 254adfc5217SJeff Kirsher /* Needed for DEL and RESTORE flows */ 255adfc5217SJeff Kirsher unsigned long vlan_mac_flags; 256adfc5217SJeff Kirsher 257adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data u; 258adfc5217SJeff Kirsher }; 259adfc5217SJeff Kirsher 260adfc5217SJeff Kirsher /* Bits representing VLAN_MAC commands specific flags */ 261adfc5217SJeff Kirsher enum { 262adfc5217SJeff Kirsher BNX2X_UC_LIST_MAC, 263adfc5217SJeff Kirsher BNX2X_ETH_MAC, 264adfc5217SJeff Kirsher BNX2X_ISCSI_ETH_MAC, 265adfc5217SJeff Kirsher BNX2X_NETQ_ETH_MAC, 266adfc5217SJeff Kirsher BNX2X_DONT_CONSUME_CAM_CREDIT, 267adfc5217SJeff Kirsher BNX2X_DONT_CONSUME_CAM_CREDIT_DEST, 268adfc5217SJeff Kirsher }; 269adfc5217SJeff Kirsher 270adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_params { 271adfc5217SJeff Kirsher /* Object to run the command from */ 272adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *vlan_mac_obj; 273adfc5217SJeff Kirsher 274adfc5217SJeff Kirsher /* General command flags: COMP_WAIT, etc. */ 275adfc5217SJeff Kirsher unsigned long ramrod_flags; 276adfc5217SJeff Kirsher 277adfc5217SJeff Kirsher /* Command specific configuration request */ 278adfc5217SJeff Kirsher struct bnx2x_vlan_mac_data user_req; 279adfc5217SJeff Kirsher }; 280adfc5217SJeff Kirsher 281adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj { 282adfc5217SJeff Kirsher struct bnx2x_raw_obj raw; 283adfc5217SJeff Kirsher 284adfc5217SJeff Kirsher /* Bookkeeping list: will prevent the addition of already existing 285adfc5217SJeff Kirsher * entries. 286adfc5217SJeff Kirsher */ 287adfc5217SJeff Kirsher struct list_head head; 288adfc5217SJeff Kirsher 289adfc5217SJeff Kirsher /* TODO: Add it's initialization in the init functions */ 290adfc5217SJeff Kirsher struct bnx2x_exe_queue_obj exe_queue; 291adfc5217SJeff Kirsher 292adfc5217SJeff Kirsher /* MACs credit pool */ 293adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *macs_pool; 294adfc5217SJeff Kirsher 295adfc5217SJeff Kirsher /* VLANs credit pool */ 296adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *vlans_pool; 297adfc5217SJeff Kirsher 298adfc5217SJeff Kirsher /* RAMROD command to be used */ 299adfc5217SJeff Kirsher int ramrod_cmd; 300adfc5217SJeff Kirsher 301ed5162a0SAriel Elior /* copy first n elements onto preallocated buffer 302ed5162a0SAriel Elior * 303ed5162a0SAriel Elior * @param n number of elements to get 304ed5162a0SAriel Elior * @param buf buffer preallocated by caller into which elements 305ed5162a0SAriel Elior * will be copied. Note elements are 4-byte aligned 30616a5fd92SYuval Mintz * so buffer size must be able to accommodate the 307ed5162a0SAriel Elior * aligned elements. 308ed5162a0SAriel Elior * 309ed5162a0SAriel Elior * @return number of copied bytes 310ed5162a0SAriel Elior */ 3113ec9f9caSAriel Elior int (*get_n_elements)(struct bnx2x *bp, 3123ec9f9caSAriel Elior struct bnx2x_vlan_mac_obj *o, int n, u8 *base, 3133ec9f9caSAriel Elior u8 stride, u8 size); 314ed5162a0SAriel Elior 315adfc5217SJeff Kirsher /** 316adfc5217SJeff Kirsher * Checks if ADD-ramrod with the given params may be performed. 317adfc5217SJeff Kirsher * 318adfc5217SJeff Kirsher * @return zero if the element may be added 319adfc5217SJeff Kirsher */ 320adfc5217SJeff Kirsher 32151c1a580SMerav Sicron int (*check_add)(struct bnx2x *bp, 32251c1a580SMerav Sicron struct bnx2x_vlan_mac_obj *o, 323adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data *data); 324adfc5217SJeff Kirsher 325adfc5217SJeff Kirsher /** 326adfc5217SJeff Kirsher * Checks if DEL-ramrod with the given params may be performed. 327adfc5217SJeff Kirsher * 328adfc5217SJeff Kirsher * @return true if the element may be deleted 329adfc5217SJeff Kirsher */ 330adfc5217SJeff Kirsher struct bnx2x_vlan_mac_registry_elem * 33151c1a580SMerav Sicron (*check_del)(struct bnx2x *bp, 33251c1a580SMerav Sicron struct bnx2x_vlan_mac_obj *o, 333adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data *data); 334adfc5217SJeff Kirsher 335adfc5217SJeff Kirsher /** 336adfc5217SJeff Kirsher * Checks if DEL-ramrod with the given params may be performed. 337adfc5217SJeff Kirsher * 338adfc5217SJeff Kirsher * @return true if the element may be deleted 339adfc5217SJeff Kirsher */ 34051c1a580SMerav Sicron bool (*check_move)(struct bnx2x *bp, 34151c1a580SMerav Sicron struct bnx2x_vlan_mac_obj *src_o, 342adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *dst_o, 343adfc5217SJeff Kirsher union bnx2x_classification_ramrod_data *data); 344adfc5217SJeff Kirsher 345adfc5217SJeff Kirsher /** 346adfc5217SJeff Kirsher * Update the relevant credit object(s) (consume/return 347adfc5217SJeff Kirsher * correspondingly). 348adfc5217SJeff Kirsher */ 349adfc5217SJeff Kirsher bool (*get_credit)(struct bnx2x_vlan_mac_obj *o); 350adfc5217SJeff Kirsher bool (*put_credit)(struct bnx2x_vlan_mac_obj *o); 351adfc5217SJeff Kirsher bool (*get_cam_offset)(struct bnx2x_vlan_mac_obj *o, int *offset); 352adfc5217SJeff Kirsher bool (*put_cam_offset)(struct bnx2x_vlan_mac_obj *o, int offset); 353adfc5217SJeff Kirsher 354adfc5217SJeff Kirsher /** 355adfc5217SJeff Kirsher * Configures one rule in the ramrod data buffer. 356adfc5217SJeff Kirsher */ 357adfc5217SJeff Kirsher void (*set_one_rule)(struct bnx2x *bp, 358adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *o, 359adfc5217SJeff Kirsher struct bnx2x_exeq_elem *elem, int rule_idx, 360adfc5217SJeff Kirsher int cam_offset); 361adfc5217SJeff Kirsher 362adfc5217SJeff Kirsher /** 363adfc5217SJeff Kirsher * Delete all configured elements having the given 364adfc5217SJeff Kirsher * vlan_mac_flags specification. Assumes no pending for 365adfc5217SJeff Kirsher * execution commands. Will schedule all all currently 366adfc5217SJeff Kirsher * configured MACs/VLANs/VLAN-MACs matching the vlan_mac_flags 367adfc5217SJeff Kirsher * specification for deletion and will use the given 368adfc5217SJeff Kirsher * ramrod_flags for the last DEL operation. 369adfc5217SJeff Kirsher * 370adfc5217SJeff Kirsher * @param bp 371adfc5217SJeff Kirsher * @param o 372adfc5217SJeff Kirsher * @param ramrod_flags RAMROD_XX flags 373adfc5217SJeff Kirsher * 374adfc5217SJeff Kirsher * @return 0 if the last operation has completed successfully 375adfc5217SJeff Kirsher * and there are no more elements left, positive value 376adfc5217SJeff Kirsher * if there are pending for completion commands, 377adfc5217SJeff Kirsher * negative value in case of failure. 378adfc5217SJeff Kirsher */ 379adfc5217SJeff Kirsher int (*delete_all)(struct bnx2x *bp, 380adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *o, 381adfc5217SJeff Kirsher unsigned long *vlan_mac_flags, 382adfc5217SJeff Kirsher unsigned long *ramrod_flags); 383adfc5217SJeff Kirsher 384adfc5217SJeff Kirsher /** 385adfc5217SJeff Kirsher * Reconfigures the next MAC/VLAN/VLAN-MAC element from the previously 386adfc5217SJeff Kirsher * configured elements list. 387adfc5217SJeff Kirsher * 388adfc5217SJeff Kirsher * @param bp 389adfc5217SJeff Kirsher * @param p Command parameters (RAMROD_COMP_WAIT bit in 390adfc5217SJeff Kirsher * ramrod_flags is only taken into an account) 39116a5fd92SYuval Mintz * @param ppos a pointer to the cookie that should be given back in the 392adfc5217SJeff Kirsher * next call to make function handle the next element. If 393adfc5217SJeff Kirsher * *ppos is set to NULL it will restart the iterator. 394adfc5217SJeff Kirsher * If returned *ppos == NULL this means that the last 395adfc5217SJeff Kirsher * element has been handled. 396adfc5217SJeff Kirsher * 397adfc5217SJeff Kirsher * @return int 398adfc5217SJeff Kirsher */ 399adfc5217SJeff Kirsher int (*restore)(struct bnx2x *bp, 400adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_params *p, 401adfc5217SJeff Kirsher struct bnx2x_vlan_mac_registry_elem **ppos); 402adfc5217SJeff Kirsher 403adfc5217SJeff Kirsher /** 40416a5fd92SYuval Mintz * Should be called on a completion arrival. 405adfc5217SJeff Kirsher * 406adfc5217SJeff Kirsher * @param bp 407adfc5217SJeff Kirsher * @param o 408adfc5217SJeff Kirsher * @param cqe Completion element we are handling 409adfc5217SJeff Kirsher * @param ramrod_flags if RAMROD_CONT is set the next bulk of 410adfc5217SJeff Kirsher * pending commands will be executed. 411adfc5217SJeff Kirsher * RAMROD_DRV_CLR_ONLY and RAMROD_RESTORE 412adfc5217SJeff Kirsher * may also be set if needed. 413adfc5217SJeff Kirsher * 414adfc5217SJeff Kirsher * @return 0 if there are neither pending nor waiting for 415adfc5217SJeff Kirsher * completion commands. Positive value if there are 416adfc5217SJeff Kirsher * pending for execution or for completion commands. 417adfc5217SJeff Kirsher * Negative value in case of an error (including an 418adfc5217SJeff Kirsher * error in the cqe). 419adfc5217SJeff Kirsher */ 420adfc5217SJeff Kirsher int (*complete)(struct bnx2x *bp, struct bnx2x_vlan_mac_obj *o, 421adfc5217SJeff Kirsher union event_ring_elem *cqe, 422adfc5217SJeff Kirsher unsigned long *ramrod_flags); 423adfc5217SJeff Kirsher 424adfc5217SJeff Kirsher /** 425adfc5217SJeff Kirsher * Wait for completion of all commands. Don't schedule new ones, 426adfc5217SJeff Kirsher * just wait. It assumes that the completion code will schedule 427adfc5217SJeff Kirsher * for new commands. 428adfc5217SJeff Kirsher */ 429adfc5217SJeff Kirsher int (*wait)(struct bnx2x *bp, struct bnx2x_vlan_mac_obj *o); 430adfc5217SJeff Kirsher }; 431adfc5217SJeff Kirsher 4320a52fd01SYuval Mintz enum { 4330a52fd01SYuval Mintz BNX2X_LLH_CAM_ISCSI_ETH_LINE = 0, 4340a52fd01SYuval Mintz BNX2X_LLH_CAM_ETH_LINE, 4350a52fd01SYuval Mintz BNX2X_LLH_CAM_MAX_PF_LINE = NIG_REG_LLH1_FUNC_MEM_SIZE / 2 4360a52fd01SYuval Mintz }; 4370a52fd01SYuval Mintz 438a3348722SBarak Witkowski void bnx2x_set_mac_in_nig(struct bnx2x *bp, 439a3348722SBarak Witkowski bool add, unsigned char *dev_addr, int index); 4400a52fd01SYuval Mintz 441adfc5217SJeff Kirsher /** RX_MODE verbs:DROP_ALL/ACCEPT_ALL/ACCEPT_ALL_MULTI/ACCEPT_ALL_VLAN/NORMAL */ 442adfc5217SJeff Kirsher 44316a5fd92SYuval Mintz /* RX_MODE ramrod special flags: set in rx_mode_flags field in 444adfc5217SJeff Kirsher * a bnx2x_rx_mode_ramrod_params. 445adfc5217SJeff Kirsher */ 446adfc5217SJeff Kirsher enum { 447adfc5217SJeff Kirsher BNX2X_RX_MODE_FCOE_ETH, 448adfc5217SJeff Kirsher BNX2X_RX_MODE_ISCSI_ETH, 449adfc5217SJeff Kirsher }; 450adfc5217SJeff Kirsher 451adfc5217SJeff Kirsher enum { 452adfc5217SJeff Kirsher BNX2X_ACCEPT_UNICAST, 453adfc5217SJeff Kirsher BNX2X_ACCEPT_MULTICAST, 454adfc5217SJeff Kirsher BNX2X_ACCEPT_ALL_UNICAST, 455adfc5217SJeff Kirsher BNX2X_ACCEPT_ALL_MULTICAST, 456adfc5217SJeff Kirsher BNX2X_ACCEPT_BROADCAST, 457adfc5217SJeff Kirsher BNX2X_ACCEPT_UNMATCHED, 458adfc5217SJeff Kirsher BNX2X_ACCEPT_ANY_VLAN 459adfc5217SJeff Kirsher }; 460adfc5217SJeff Kirsher 461adfc5217SJeff Kirsher struct bnx2x_rx_mode_ramrod_params { 462adfc5217SJeff Kirsher struct bnx2x_rx_mode_obj *rx_mode_obj; 463adfc5217SJeff Kirsher unsigned long *pstate; 464adfc5217SJeff Kirsher int state; 465adfc5217SJeff Kirsher u8 cl_id; 466adfc5217SJeff Kirsher u32 cid; 467adfc5217SJeff Kirsher u8 func_id; 468adfc5217SJeff Kirsher unsigned long ramrod_flags; 469adfc5217SJeff Kirsher unsigned long rx_mode_flags; 470adfc5217SJeff Kirsher 47116a5fd92SYuval Mintz /* rdata is either a pointer to eth_filter_rules_ramrod_data(e2) or to 472adfc5217SJeff Kirsher * a tstorm_eth_mac_filter_config (e1x). 473adfc5217SJeff Kirsher */ 474adfc5217SJeff Kirsher void *rdata; 475adfc5217SJeff Kirsher dma_addr_t rdata_mapping; 476adfc5217SJeff Kirsher 477adfc5217SJeff Kirsher /* Rx mode settings */ 478adfc5217SJeff Kirsher unsigned long rx_accept_flags; 479adfc5217SJeff Kirsher 480adfc5217SJeff Kirsher /* internal switching settings */ 481adfc5217SJeff Kirsher unsigned long tx_accept_flags; 482adfc5217SJeff Kirsher }; 483adfc5217SJeff Kirsher 484adfc5217SJeff Kirsher struct bnx2x_rx_mode_obj { 485adfc5217SJeff Kirsher int (*config_rx_mode)(struct bnx2x *bp, 486adfc5217SJeff Kirsher struct bnx2x_rx_mode_ramrod_params *p); 487adfc5217SJeff Kirsher 488adfc5217SJeff Kirsher int (*wait_comp)(struct bnx2x *bp, 489adfc5217SJeff Kirsher struct bnx2x_rx_mode_ramrod_params *p); 490adfc5217SJeff Kirsher }; 491adfc5217SJeff Kirsher 492adfc5217SJeff Kirsher /********************** Set multicast group ***********************************/ 493adfc5217SJeff Kirsher 494adfc5217SJeff Kirsher struct bnx2x_mcast_list_elem { 495adfc5217SJeff Kirsher struct list_head link; 496adfc5217SJeff Kirsher u8 *mac; 497adfc5217SJeff Kirsher }; 498adfc5217SJeff Kirsher 499adfc5217SJeff Kirsher union bnx2x_mcast_config_data { 500adfc5217SJeff Kirsher u8 *mac; 501adfc5217SJeff Kirsher u8 bin; /* used in a RESTORE flow */ 502adfc5217SJeff Kirsher }; 503adfc5217SJeff Kirsher 504adfc5217SJeff Kirsher struct bnx2x_mcast_ramrod_params { 505adfc5217SJeff Kirsher struct bnx2x_mcast_obj *mcast_obj; 506adfc5217SJeff Kirsher 507adfc5217SJeff Kirsher /* Relevant options are RAMROD_COMP_WAIT and RAMROD_DRV_CLR_ONLY */ 508adfc5217SJeff Kirsher unsigned long ramrod_flags; 509adfc5217SJeff Kirsher 510adfc5217SJeff Kirsher struct list_head mcast_list; /* list of struct bnx2x_mcast_list_elem */ 511adfc5217SJeff Kirsher /** TODO: 512adfc5217SJeff Kirsher * - rename it to macs_num. 513adfc5217SJeff Kirsher * - Add a new command type for handling pending commands 514adfc5217SJeff Kirsher * (remove "zero semantics"). 515adfc5217SJeff Kirsher * 516adfc5217SJeff Kirsher * Length of mcast_list. If zero and ADD_CONT command - post 517adfc5217SJeff Kirsher * pending commands. 518adfc5217SJeff Kirsher */ 519adfc5217SJeff Kirsher int mcast_list_len; 520adfc5217SJeff Kirsher }; 521adfc5217SJeff Kirsher 52286564c3fSYuval Mintz enum bnx2x_mcast_cmd { 523adfc5217SJeff Kirsher BNX2X_MCAST_CMD_ADD, 524adfc5217SJeff Kirsher BNX2X_MCAST_CMD_CONT, 525adfc5217SJeff Kirsher BNX2X_MCAST_CMD_DEL, 526adfc5217SJeff Kirsher BNX2X_MCAST_CMD_RESTORE, 527adfc5217SJeff Kirsher }; 528adfc5217SJeff Kirsher 529adfc5217SJeff Kirsher struct bnx2x_mcast_obj { 530adfc5217SJeff Kirsher struct bnx2x_raw_obj raw; 531adfc5217SJeff Kirsher 532adfc5217SJeff Kirsher union { 533adfc5217SJeff Kirsher struct { 534adfc5217SJeff Kirsher #define BNX2X_MCAST_BINS_NUM 256 535adfc5217SJeff Kirsher #define BNX2X_MCAST_VEC_SZ (BNX2X_MCAST_BINS_NUM / 64) 536adfc5217SJeff Kirsher u64 vec[BNX2X_MCAST_VEC_SZ]; 537adfc5217SJeff Kirsher 538adfc5217SJeff Kirsher /** Number of BINs to clear. Should be updated 539adfc5217SJeff Kirsher * immediately when a command arrives in order to 540adfc5217SJeff Kirsher * properly create DEL commands. 541adfc5217SJeff Kirsher */ 542adfc5217SJeff Kirsher int num_bins_set; 543adfc5217SJeff Kirsher } aprox_match; 544adfc5217SJeff Kirsher 545adfc5217SJeff Kirsher struct { 546adfc5217SJeff Kirsher struct list_head macs; 547adfc5217SJeff Kirsher int num_macs_set; 548adfc5217SJeff Kirsher } exact_match; 549adfc5217SJeff Kirsher } registry; 550adfc5217SJeff Kirsher 551adfc5217SJeff Kirsher /* Pending commands */ 552adfc5217SJeff Kirsher struct list_head pending_cmds_head; 553adfc5217SJeff Kirsher 554adfc5217SJeff Kirsher /* A state that is set in raw.pstate, when there are pending commands */ 555adfc5217SJeff Kirsher int sched_state; 556adfc5217SJeff Kirsher 557adfc5217SJeff Kirsher /* Maximal number of mcast MACs configured in one command */ 558adfc5217SJeff Kirsher int max_cmd_len; 559adfc5217SJeff Kirsher 560adfc5217SJeff Kirsher /* Total number of currently pending MACs to configure: both 561adfc5217SJeff Kirsher * in the pending commands list and in the current command. 562adfc5217SJeff Kirsher */ 563adfc5217SJeff Kirsher int total_pending_num; 564adfc5217SJeff Kirsher 565adfc5217SJeff Kirsher u8 engine_id; 566adfc5217SJeff Kirsher 567adfc5217SJeff Kirsher /** 568adfc5217SJeff Kirsher * @param cmd command to execute (BNX2X_MCAST_CMD_X, see above) 569adfc5217SJeff Kirsher */ 570adfc5217SJeff Kirsher int (*config_mcast)(struct bnx2x *bp, 57186564c3fSYuval Mintz struct bnx2x_mcast_ramrod_params *p, 57286564c3fSYuval Mintz enum bnx2x_mcast_cmd cmd); 573adfc5217SJeff Kirsher 574adfc5217SJeff Kirsher /** 575adfc5217SJeff Kirsher * Fills the ramrod data during the RESTORE flow. 576adfc5217SJeff Kirsher * 577adfc5217SJeff Kirsher * @param bp 578adfc5217SJeff Kirsher * @param o 579adfc5217SJeff Kirsher * @param start_idx Registry index to start from 580adfc5217SJeff Kirsher * @param rdata_idx Index in the ramrod data to start from 581adfc5217SJeff Kirsher * 582adfc5217SJeff Kirsher * @return -1 if we handled the whole registry or index of the last 583adfc5217SJeff Kirsher * handled registry element. 584adfc5217SJeff Kirsher */ 585adfc5217SJeff Kirsher int (*hdl_restore)(struct bnx2x *bp, struct bnx2x_mcast_obj *o, 586adfc5217SJeff Kirsher int start_bin, int *rdata_idx); 587adfc5217SJeff Kirsher 588adfc5217SJeff Kirsher int (*enqueue_cmd)(struct bnx2x *bp, struct bnx2x_mcast_obj *o, 58986564c3fSYuval Mintz struct bnx2x_mcast_ramrod_params *p, 59086564c3fSYuval Mintz enum bnx2x_mcast_cmd cmd); 591adfc5217SJeff Kirsher 592adfc5217SJeff Kirsher void (*set_one_rule)(struct bnx2x *bp, 593adfc5217SJeff Kirsher struct bnx2x_mcast_obj *o, int idx, 59486564c3fSYuval Mintz union bnx2x_mcast_config_data *cfg_data, 59586564c3fSYuval Mintz enum bnx2x_mcast_cmd cmd); 596adfc5217SJeff Kirsher 597adfc5217SJeff Kirsher /** Checks if there are more mcast MACs to be set or a previous 598adfc5217SJeff Kirsher * command is still pending. 599adfc5217SJeff Kirsher */ 600adfc5217SJeff Kirsher bool (*check_pending)(struct bnx2x_mcast_obj *o); 601adfc5217SJeff Kirsher 602adfc5217SJeff Kirsher /** 603adfc5217SJeff Kirsher * Set/Clear/Check SCHEDULED state of the object 604adfc5217SJeff Kirsher */ 605adfc5217SJeff Kirsher void (*set_sched)(struct bnx2x_mcast_obj *o); 606adfc5217SJeff Kirsher void (*clear_sched)(struct bnx2x_mcast_obj *o); 607adfc5217SJeff Kirsher bool (*check_sched)(struct bnx2x_mcast_obj *o); 608adfc5217SJeff Kirsher 609adfc5217SJeff Kirsher /* Wait until all pending commands complete */ 610adfc5217SJeff Kirsher int (*wait_comp)(struct bnx2x *bp, struct bnx2x_mcast_obj *o); 611adfc5217SJeff Kirsher 612adfc5217SJeff Kirsher /** 613adfc5217SJeff Kirsher * Handle the internal object counters needed for proper 614adfc5217SJeff Kirsher * commands handling. Checks that the provided parameters are 615adfc5217SJeff Kirsher * feasible. 616adfc5217SJeff Kirsher */ 617adfc5217SJeff Kirsher int (*validate)(struct bnx2x *bp, 61886564c3fSYuval Mintz struct bnx2x_mcast_ramrod_params *p, 61986564c3fSYuval Mintz enum bnx2x_mcast_cmd cmd); 620adfc5217SJeff Kirsher 621adfc5217SJeff Kirsher /** 622adfc5217SJeff Kirsher * Restore the values of internal counters in case of a failure. 623adfc5217SJeff Kirsher */ 624adfc5217SJeff Kirsher void (*revert)(struct bnx2x *bp, 625adfc5217SJeff Kirsher struct bnx2x_mcast_ramrod_params *p, 626adfc5217SJeff Kirsher int old_num_bins); 627adfc5217SJeff Kirsher 628adfc5217SJeff Kirsher int (*get_registry_size)(struct bnx2x_mcast_obj *o); 629adfc5217SJeff Kirsher void (*set_registry_size)(struct bnx2x_mcast_obj *o, int n); 630adfc5217SJeff Kirsher }; 631adfc5217SJeff Kirsher 632adfc5217SJeff Kirsher /*************************** Credit handling **********************************/ 633adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj { 634adfc5217SJeff Kirsher 635adfc5217SJeff Kirsher /* Current amount of credit in the pool */ 636adfc5217SJeff Kirsher atomic_t credit; 637adfc5217SJeff Kirsher 638adfc5217SJeff Kirsher /* Maximum allowed credit. put() will check against it. */ 639adfc5217SJeff Kirsher int pool_sz; 640adfc5217SJeff Kirsher 64116a5fd92SYuval Mintz /* Allocate a pool table statically. 642adfc5217SJeff Kirsher * 64316a5fd92SYuval Mintz * Currently the maximum allowed size is MAX_MAC_CREDIT_E2(272) 644adfc5217SJeff Kirsher * 645adfc5217SJeff Kirsher * The set bit in the table will mean that the entry is available. 646adfc5217SJeff Kirsher */ 647adfc5217SJeff Kirsher #define BNX2X_POOL_VEC_SIZE (MAX_MAC_CREDIT_E2 / 64) 648adfc5217SJeff Kirsher u64 pool_mirror[BNX2X_POOL_VEC_SIZE]; 649adfc5217SJeff Kirsher 650adfc5217SJeff Kirsher /* Base pool offset (initialized differently */ 651adfc5217SJeff Kirsher int base_pool_offset; 652adfc5217SJeff Kirsher 653adfc5217SJeff Kirsher /** 654adfc5217SJeff Kirsher * Get the next free pool entry. 655adfc5217SJeff Kirsher * 656adfc5217SJeff Kirsher * @return true if there was a free entry in the pool 657adfc5217SJeff Kirsher */ 658adfc5217SJeff Kirsher bool (*get_entry)(struct bnx2x_credit_pool_obj *o, int *entry); 659adfc5217SJeff Kirsher 660adfc5217SJeff Kirsher /** 661adfc5217SJeff Kirsher * Return the entry back to the pool. 662adfc5217SJeff Kirsher * 663adfc5217SJeff Kirsher * @return true if entry is legal and has been successfully 664adfc5217SJeff Kirsher * returned to the pool. 665adfc5217SJeff Kirsher */ 666adfc5217SJeff Kirsher bool (*put_entry)(struct bnx2x_credit_pool_obj *o, int entry); 667adfc5217SJeff Kirsher 668adfc5217SJeff Kirsher /** 669adfc5217SJeff Kirsher * Get the requested amount of credit from the pool. 670adfc5217SJeff Kirsher * 671adfc5217SJeff Kirsher * @param cnt Amount of requested credit 672adfc5217SJeff Kirsher * @return true if the operation is successful 673adfc5217SJeff Kirsher */ 674adfc5217SJeff Kirsher bool (*get)(struct bnx2x_credit_pool_obj *o, int cnt); 675adfc5217SJeff Kirsher 676adfc5217SJeff Kirsher /** 677adfc5217SJeff Kirsher * Returns the credit to the pool. 678adfc5217SJeff Kirsher * 679adfc5217SJeff Kirsher * @param cnt Amount of credit to return 680adfc5217SJeff Kirsher * @return true if the operation is successful 681adfc5217SJeff Kirsher */ 682adfc5217SJeff Kirsher bool (*put)(struct bnx2x_credit_pool_obj *o, int cnt); 683adfc5217SJeff Kirsher 684adfc5217SJeff Kirsher /** 685adfc5217SJeff Kirsher * Reads the current amount of credit. 686adfc5217SJeff Kirsher */ 687adfc5217SJeff Kirsher int (*check)(struct bnx2x_credit_pool_obj *o); 688adfc5217SJeff Kirsher }; 689adfc5217SJeff Kirsher 690adfc5217SJeff Kirsher /*************************** RSS configuration ********************************/ 691adfc5217SJeff Kirsher enum { 692adfc5217SJeff Kirsher /* RSS_MODE bits are mutually exclusive */ 693adfc5217SJeff Kirsher BNX2X_RSS_MODE_DISABLED, 694adfc5217SJeff Kirsher BNX2X_RSS_MODE_REGULAR, 695adfc5217SJeff Kirsher 696adfc5217SJeff Kirsher BNX2X_RSS_SET_SRCH, /* Setup searcher, E1x specific flag */ 697adfc5217SJeff Kirsher 698adfc5217SJeff Kirsher BNX2X_RSS_IPV4, 699adfc5217SJeff Kirsher BNX2X_RSS_IPV4_TCP, 7005d317c6aSMerav Sicron BNX2X_RSS_IPV4_UDP, 701adfc5217SJeff Kirsher BNX2X_RSS_IPV6, 702adfc5217SJeff Kirsher BNX2X_RSS_IPV6_TCP, 7035d317c6aSMerav Sicron BNX2X_RSS_IPV6_UDP, 704adfc5217SJeff Kirsher }; 705adfc5217SJeff Kirsher 706adfc5217SJeff Kirsher struct bnx2x_config_rss_params { 707adfc5217SJeff Kirsher struct bnx2x_rss_config_obj *rss_obj; 708adfc5217SJeff Kirsher 709adfc5217SJeff Kirsher /* may have RAMROD_COMP_WAIT set only */ 710adfc5217SJeff Kirsher unsigned long ramrod_flags; 711adfc5217SJeff Kirsher 712adfc5217SJeff Kirsher /* BNX2X_RSS_X bits */ 713adfc5217SJeff Kirsher unsigned long rss_flags; 714adfc5217SJeff Kirsher 715adfc5217SJeff Kirsher /* Number hash bits to take into an account */ 716adfc5217SJeff Kirsher u8 rss_result_mask; 717adfc5217SJeff Kirsher 718adfc5217SJeff Kirsher /* Indirection table */ 719adfc5217SJeff Kirsher u8 ind_table[T_ETH_INDIRECTION_TABLE_SIZE]; 720adfc5217SJeff Kirsher 721adfc5217SJeff Kirsher /* RSS hash values */ 722adfc5217SJeff Kirsher u32 rss_key[10]; 723adfc5217SJeff Kirsher 724adfc5217SJeff Kirsher /* valid only iff BNX2X_RSS_UPDATE_TOE is set */ 725adfc5217SJeff Kirsher u16 toe_rss_bitmap; 726adfc5217SJeff Kirsher }; 727adfc5217SJeff Kirsher 728adfc5217SJeff Kirsher struct bnx2x_rss_config_obj { 729adfc5217SJeff Kirsher struct bnx2x_raw_obj raw; 730adfc5217SJeff Kirsher 731adfc5217SJeff Kirsher /* RSS engine to use */ 732adfc5217SJeff Kirsher u8 engine_id; 733adfc5217SJeff Kirsher 734adfc5217SJeff Kirsher /* Last configured indirection table */ 735adfc5217SJeff Kirsher u8 ind_table[T_ETH_INDIRECTION_TABLE_SIZE]; 736adfc5217SJeff Kirsher 7375d317c6aSMerav Sicron /* flags for enabling 4-tupple hash on UDP */ 7385d317c6aSMerav Sicron u8 udp_rss_v4; 7395d317c6aSMerav Sicron u8 udp_rss_v6; 7405d317c6aSMerav Sicron 741adfc5217SJeff Kirsher int (*config_rss)(struct bnx2x *bp, 742adfc5217SJeff Kirsher struct bnx2x_config_rss_params *p); 743adfc5217SJeff Kirsher }; 744adfc5217SJeff Kirsher 745adfc5217SJeff Kirsher /*********************** Queue state update ***********************************/ 746adfc5217SJeff Kirsher 747adfc5217SJeff Kirsher /* UPDATE command options */ 748adfc5217SJeff Kirsher enum { 749adfc5217SJeff Kirsher BNX2X_Q_UPDATE_IN_VLAN_REM, 750adfc5217SJeff Kirsher BNX2X_Q_UPDATE_IN_VLAN_REM_CHNG, 751adfc5217SJeff Kirsher BNX2X_Q_UPDATE_OUT_VLAN_REM, 752adfc5217SJeff Kirsher BNX2X_Q_UPDATE_OUT_VLAN_REM_CHNG, 753adfc5217SJeff Kirsher BNX2X_Q_UPDATE_ANTI_SPOOF, 754adfc5217SJeff Kirsher BNX2X_Q_UPDATE_ANTI_SPOOF_CHNG, 755adfc5217SJeff Kirsher BNX2X_Q_UPDATE_ACTIVATE, 756adfc5217SJeff Kirsher BNX2X_Q_UPDATE_ACTIVATE_CHNG, 757adfc5217SJeff Kirsher BNX2X_Q_UPDATE_DEF_VLAN_EN, 758adfc5217SJeff Kirsher BNX2X_Q_UPDATE_DEF_VLAN_EN_CHNG, 759adfc5217SJeff Kirsher BNX2X_Q_UPDATE_SILENT_VLAN_REM_CHNG, 760adfc5217SJeff Kirsher BNX2X_Q_UPDATE_SILENT_VLAN_REM 761adfc5217SJeff Kirsher }; 762adfc5217SJeff Kirsher 763adfc5217SJeff Kirsher /* Allowed Queue states */ 764adfc5217SJeff Kirsher enum bnx2x_q_state { 765adfc5217SJeff Kirsher BNX2X_Q_STATE_RESET, 766adfc5217SJeff Kirsher BNX2X_Q_STATE_INITIALIZED, 767adfc5217SJeff Kirsher BNX2X_Q_STATE_ACTIVE, 768adfc5217SJeff Kirsher BNX2X_Q_STATE_MULTI_COS, 769adfc5217SJeff Kirsher BNX2X_Q_STATE_MCOS_TERMINATED, 770adfc5217SJeff Kirsher BNX2X_Q_STATE_INACTIVE, 771adfc5217SJeff Kirsher BNX2X_Q_STATE_STOPPED, 772adfc5217SJeff Kirsher BNX2X_Q_STATE_TERMINATED, 773adfc5217SJeff Kirsher BNX2X_Q_STATE_FLRED, 774adfc5217SJeff Kirsher BNX2X_Q_STATE_MAX, 775adfc5217SJeff Kirsher }; 776adfc5217SJeff Kirsher 77767c431a5SAriel Elior /* Allowed Queue states */ 77867c431a5SAriel Elior enum bnx2x_q_logical_state { 77967c431a5SAriel Elior BNX2X_Q_LOGICAL_STATE_ACTIVE, 78067c431a5SAriel Elior BNX2X_Q_LOGICAL_STATE_STOPPED, 78167c431a5SAriel Elior }; 78267c431a5SAriel Elior 783adfc5217SJeff Kirsher /* Allowed commands */ 784adfc5217SJeff Kirsher enum bnx2x_queue_cmd { 785adfc5217SJeff Kirsher BNX2X_Q_CMD_INIT, 786adfc5217SJeff Kirsher BNX2X_Q_CMD_SETUP, 787adfc5217SJeff Kirsher BNX2X_Q_CMD_SETUP_TX_ONLY, 788adfc5217SJeff Kirsher BNX2X_Q_CMD_DEACTIVATE, 789adfc5217SJeff Kirsher BNX2X_Q_CMD_ACTIVATE, 790adfc5217SJeff Kirsher BNX2X_Q_CMD_UPDATE, 791adfc5217SJeff Kirsher BNX2X_Q_CMD_UPDATE_TPA, 792adfc5217SJeff Kirsher BNX2X_Q_CMD_HALT, 793adfc5217SJeff Kirsher BNX2X_Q_CMD_CFC_DEL, 794adfc5217SJeff Kirsher BNX2X_Q_CMD_TERMINATE, 795adfc5217SJeff Kirsher BNX2X_Q_CMD_EMPTY, 796adfc5217SJeff Kirsher BNX2X_Q_CMD_MAX, 797adfc5217SJeff Kirsher }; 798adfc5217SJeff Kirsher 799adfc5217SJeff Kirsher /* queue SETUP + INIT flags */ 800adfc5217SJeff Kirsher enum { 801adfc5217SJeff Kirsher BNX2X_Q_FLG_TPA, 802adfc5217SJeff Kirsher BNX2X_Q_FLG_TPA_IPV6, 803621b4d66SDmitry Kravkov BNX2X_Q_FLG_TPA_GRO, 804adfc5217SJeff Kirsher BNX2X_Q_FLG_STATS, 805adfc5217SJeff Kirsher BNX2X_Q_FLG_ZERO_STATS, 806adfc5217SJeff Kirsher BNX2X_Q_FLG_ACTIVE, 807adfc5217SJeff Kirsher BNX2X_Q_FLG_OV, 808adfc5217SJeff Kirsher BNX2X_Q_FLG_VLAN, 809adfc5217SJeff Kirsher BNX2X_Q_FLG_COS, 810adfc5217SJeff Kirsher BNX2X_Q_FLG_HC, 811adfc5217SJeff Kirsher BNX2X_Q_FLG_HC_EN, 812adfc5217SJeff Kirsher BNX2X_Q_FLG_DHC, 813adfc5217SJeff Kirsher BNX2X_Q_FLG_FCOE, 814adfc5217SJeff Kirsher BNX2X_Q_FLG_LEADING_RSS, 815adfc5217SJeff Kirsher BNX2X_Q_FLG_MCAST, 816adfc5217SJeff Kirsher BNX2X_Q_FLG_DEF_VLAN, 817adfc5217SJeff Kirsher BNX2X_Q_FLG_TX_SWITCH, 818adfc5217SJeff Kirsher BNX2X_Q_FLG_TX_SEC, 819adfc5217SJeff Kirsher BNX2X_Q_FLG_ANTI_SPOOF, 820a3348722SBarak Witkowski BNX2X_Q_FLG_SILENT_VLAN_REM, 82191226790SDmitry Kravkov BNX2X_Q_FLG_FORCE_DEFAULT_PRI, 822e287a75cSDmitry Kravkov BNX2X_Q_FLG_PCSUM_ON_PKT, 823e287a75cSDmitry Kravkov BNX2X_Q_FLG_TUN_INC_INNER_IP_ID 824adfc5217SJeff Kirsher }; 825adfc5217SJeff Kirsher 82616a5fd92SYuval Mintz /* Queue type options: queue type may be a combination of below. */ 827adfc5217SJeff Kirsher enum bnx2x_q_type { 828adfc5217SJeff Kirsher /** TODO: Consider moving both these flags into the init() 829adfc5217SJeff Kirsher * ramrod params. 830adfc5217SJeff Kirsher */ 831adfc5217SJeff Kirsher BNX2X_Q_TYPE_HAS_RX, 832adfc5217SJeff Kirsher BNX2X_Q_TYPE_HAS_TX, 833adfc5217SJeff Kirsher }; 834adfc5217SJeff Kirsher 835adfc5217SJeff Kirsher #define BNX2X_PRIMARY_CID_INDEX 0 8368d7b0278SAriel Elior #define BNX2X_MULTI_TX_COS_E1X 3 /* QM only */ 837adfc5217SJeff Kirsher #define BNX2X_MULTI_TX_COS_E2_E3A0 2 838adfc5217SJeff Kirsher #define BNX2X_MULTI_TX_COS_E3B0 3 8398d7b0278SAriel Elior #define BNX2X_MULTI_TX_COS 3 /* Maximum possible */ 840adfc5217SJeff Kirsher 8413ec9f9caSAriel Elior #define MAC_PAD (ALIGN(ETH_ALEN, sizeof(u32)) - ETH_ALEN) 842adfc5217SJeff Kirsher 843adfc5217SJeff Kirsher struct bnx2x_queue_init_params { 844adfc5217SJeff Kirsher struct { 845adfc5217SJeff Kirsher unsigned long flags; 846adfc5217SJeff Kirsher u16 hc_rate; 847adfc5217SJeff Kirsher u8 fw_sb_id; 848adfc5217SJeff Kirsher u8 sb_cq_index; 849adfc5217SJeff Kirsher } tx; 850adfc5217SJeff Kirsher 851adfc5217SJeff Kirsher struct { 852adfc5217SJeff Kirsher unsigned long flags; 853adfc5217SJeff Kirsher u16 hc_rate; 854adfc5217SJeff Kirsher u8 fw_sb_id; 855adfc5217SJeff Kirsher u8 sb_cq_index; 856adfc5217SJeff Kirsher } rx; 857adfc5217SJeff Kirsher 858adfc5217SJeff Kirsher /* CID context in the host memory */ 859adfc5217SJeff Kirsher struct eth_context *cxts[BNX2X_MULTI_TX_COS]; 860adfc5217SJeff Kirsher 861adfc5217SJeff Kirsher /* maximum number of cos supported by hardware */ 862adfc5217SJeff Kirsher u8 max_cos; 863adfc5217SJeff Kirsher }; 864adfc5217SJeff Kirsher 865adfc5217SJeff Kirsher struct bnx2x_queue_terminate_params { 866adfc5217SJeff Kirsher /* index within the tx_only cids of this queue object */ 867adfc5217SJeff Kirsher u8 cid_index; 868adfc5217SJeff Kirsher }; 869adfc5217SJeff Kirsher 870adfc5217SJeff Kirsher struct bnx2x_queue_cfc_del_params { 871adfc5217SJeff Kirsher /* index within the tx_only cids of this queue object */ 872adfc5217SJeff Kirsher u8 cid_index; 873adfc5217SJeff Kirsher }; 874adfc5217SJeff Kirsher 875adfc5217SJeff Kirsher struct bnx2x_queue_update_params { 876adfc5217SJeff Kirsher unsigned long update_flags; /* BNX2X_Q_UPDATE_XX bits */ 877adfc5217SJeff Kirsher u16 def_vlan; 878adfc5217SJeff Kirsher u16 silent_removal_value; 879adfc5217SJeff Kirsher u16 silent_removal_mask; 880adfc5217SJeff Kirsher /* index within the tx_only cids of this queue object */ 881adfc5217SJeff Kirsher u8 cid_index; 882adfc5217SJeff Kirsher }; 883adfc5217SJeff Kirsher 884adfc5217SJeff Kirsher struct rxq_pause_params { 885adfc5217SJeff Kirsher u16 bd_th_lo; 886adfc5217SJeff Kirsher u16 bd_th_hi; 887adfc5217SJeff Kirsher u16 rcq_th_lo; 888adfc5217SJeff Kirsher u16 rcq_th_hi; 889adfc5217SJeff Kirsher u16 sge_th_lo; /* valid iff BNX2X_Q_FLG_TPA */ 890adfc5217SJeff Kirsher u16 sge_th_hi; /* valid iff BNX2X_Q_FLG_TPA */ 891adfc5217SJeff Kirsher u16 pri_map; 892adfc5217SJeff Kirsher }; 893adfc5217SJeff Kirsher 894adfc5217SJeff Kirsher /* general */ 895adfc5217SJeff Kirsher struct bnx2x_general_setup_params { 896adfc5217SJeff Kirsher /* valid iff BNX2X_Q_FLG_STATS */ 897adfc5217SJeff Kirsher u8 stat_id; 898adfc5217SJeff Kirsher 899adfc5217SJeff Kirsher u8 spcl_id; 900adfc5217SJeff Kirsher u16 mtu; 901adfc5217SJeff Kirsher u8 cos; 902adfc5217SJeff Kirsher }; 903adfc5217SJeff Kirsher 904adfc5217SJeff Kirsher struct bnx2x_rxq_setup_params { 905adfc5217SJeff Kirsher /* dma */ 906adfc5217SJeff Kirsher dma_addr_t dscr_map; 907adfc5217SJeff Kirsher dma_addr_t sge_map; 908adfc5217SJeff Kirsher dma_addr_t rcq_map; 909adfc5217SJeff Kirsher dma_addr_t rcq_np_map; 910adfc5217SJeff Kirsher 911adfc5217SJeff Kirsher u16 drop_flags; 912adfc5217SJeff Kirsher u16 buf_sz; 913adfc5217SJeff Kirsher u8 fw_sb_id; 914adfc5217SJeff Kirsher u8 cl_qzone_id; 915adfc5217SJeff Kirsher 916adfc5217SJeff Kirsher /* valid iff BNX2X_Q_FLG_TPA */ 917adfc5217SJeff Kirsher u16 tpa_agg_sz; 918adfc5217SJeff Kirsher u16 sge_buf_sz; 919adfc5217SJeff Kirsher u8 max_sges_pkt; 920adfc5217SJeff Kirsher u8 max_tpa_queues; 921adfc5217SJeff Kirsher u8 rss_engine_id; 922adfc5217SJeff Kirsher 923259afa1fSYuval Mintz /* valid iff BNX2X_Q_FLG_MCAST */ 924259afa1fSYuval Mintz u8 mcast_engine_id; 925259afa1fSYuval Mintz 926adfc5217SJeff Kirsher u8 cache_line_log; 927adfc5217SJeff Kirsher 928adfc5217SJeff Kirsher u8 sb_cq_index; 929adfc5217SJeff Kirsher 930adfc5217SJeff Kirsher /* valid iff BXN2X_Q_FLG_SILENT_VLAN_REM */ 931adfc5217SJeff Kirsher u16 silent_removal_value; 932adfc5217SJeff Kirsher u16 silent_removal_mask; 933adfc5217SJeff Kirsher }; 934adfc5217SJeff Kirsher 935adfc5217SJeff Kirsher struct bnx2x_txq_setup_params { 936adfc5217SJeff Kirsher /* dma */ 937adfc5217SJeff Kirsher dma_addr_t dscr_map; 938adfc5217SJeff Kirsher 939adfc5217SJeff Kirsher u8 fw_sb_id; 940adfc5217SJeff Kirsher u8 sb_cq_index; 941adfc5217SJeff Kirsher u8 cos; /* valid iff BNX2X_Q_FLG_COS */ 942adfc5217SJeff Kirsher u16 traffic_type; 943adfc5217SJeff Kirsher /* equals to the leading rss client id, used for TX classification*/ 944adfc5217SJeff Kirsher u8 tss_leading_cl_id; 945adfc5217SJeff Kirsher 946adfc5217SJeff Kirsher /* valid iff BNX2X_Q_FLG_DEF_VLAN */ 947adfc5217SJeff Kirsher u16 default_vlan; 948adfc5217SJeff Kirsher }; 949adfc5217SJeff Kirsher 950adfc5217SJeff Kirsher struct bnx2x_queue_setup_params { 951adfc5217SJeff Kirsher struct bnx2x_general_setup_params gen_params; 952adfc5217SJeff Kirsher struct bnx2x_txq_setup_params txq_params; 953adfc5217SJeff Kirsher struct bnx2x_rxq_setup_params rxq_params; 954adfc5217SJeff Kirsher struct rxq_pause_params pause_params; 955adfc5217SJeff Kirsher unsigned long flags; 956adfc5217SJeff Kirsher }; 957adfc5217SJeff Kirsher 958adfc5217SJeff Kirsher struct bnx2x_queue_setup_tx_only_params { 959adfc5217SJeff Kirsher struct bnx2x_general_setup_params gen_params; 960adfc5217SJeff Kirsher struct bnx2x_txq_setup_params txq_params; 961adfc5217SJeff Kirsher unsigned long flags; 962adfc5217SJeff Kirsher /* index within the tx_only cids of this queue object */ 963adfc5217SJeff Kirsher u8 cid_index; 964adfc5217SJeff Kirsher }; 965adfc5217SJeff Kirsher 966adfc5217SJeff Kirsher struct bnx2x_queue_state_params { 967adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj *q_obj; 968adfc5217SJeff Kirsher 969adfc5217SJeff Kirsher /* Current command */ 970adfc5217SJeff Kirsher enum bnx2x_queue_cmd cmd; 971adfc5217SJeff Kirsher 972adfc5217SJeff Kirsher /* may have RAMROD_COMP_WAIT set only */ 973adfc5217SJeff Kirsher unsigned long ramrod_flags; 974adfc5217SJeff Kirsher 975adfc5217SJeff Kirsher /* Params according to the current command */ 976adfc5217SJeff Kirsher union { 977adfc5217SJeff Kirsher struct bnx2x_queue_update_params update; 978adfc5217SJeff Kirsher struct bnx2x_queue_setup_params setup; 979adfc5217SJeff Kirsher struct bnx2x_queue_init_params init; 980adfc5217SJeff Kirsher struct bnx2x_queue_setup_tx_only_params tx_only; 981adfc5217SJeff Kirsher struct bnx2x_queue_terminate_params terminate; 982adfc5217SJeff Kirsher struct bnx2x_queue_cfc_del_params cfc_del; 983adfc5217SJeff Kirsher } params; 984adfc5217SJeff Kirsher }; 985adfc5217SJeff Kirsher 986a3348722SBarak Witkowski struct bnx2x_viflist_params { 987a3348722SBarak Witkowski u8 echo_res; 988a3348722SBarak Witkowski u8 func_bit_map_res; 989a3348722SBarak Witkowski }; 990a3348722SBarak Witkowski 991adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj { 992adfc5217SJeff Kirsher u32 cids[BNX2X_MULTI_TX_COS]; 993adfc5217SJeff Kirsher u8 cl_id; 994adfc5217SJeff Kirsher u8 func_id; 995adfc5217SJeff Kirsher 99616a5fd92SYuval Mintz /* number of traffic classes supported by queue. 99716a5fd92SYuval Mintz * The primary connection of the queue supports the first traffic 99816a5fd92SYuval Mintz * class. Any further traffic class is supported by a tx-only 999adfc5217SJeff Kirsher * connection. 1000adfc5217SJeff Kirsher * 1001adfc5217SJeff Kirsher * Therefore max_cos is also a number of valid entries in the cids 1002adfc5217SJeff Kirsher * array. 1003adfc5217SJeff Kirsher */ 1004adfc5217SJeff Kirsher u8 max_cos; 1005adfc5217SJeff Kirsher u8 num_tx_only, next_tx_only; 1006adfc5217SJeff Kirsher 1007adfc5217SJeff Kirsher enum bnx2x_q_state state, next_state; 1008adfc5217SJeff Kirsher 1009adfc5217SJeff Kirsher /* bits from enum bnx2x_q_type */ 1010adfc5217SJeff Kirsher unsigned long type; 1011adfc5217SJeff Kirsher 1012adfc5217SJeff Kirsher /* BNX2X_Q_CMD_XX bits. This object implements "one 1013adfc5217SJeff Kirsher * pending" paradigm but for debug and tracing purposes it's 101416a5fd92SYuval Mintz * more convenient to have different bits for different 1015adfc5217SJeff Kirsher * commands. 1016adfc5217SJeff Kirsher */ 1017adfc5217SJeff Kirsher unsigned long pending; 1018adfc5217SJeff Kirsher 1019adfc5217SJeff Kirsher /* Buffer to use as a ramrod data and its mapping */ 1020adfc5217SJeff Kirsher void *rdata; 1021adfc5217SJeff Kirsher dma_addr_t rdata_mapping; 1022adfc5217SJeff Kirsher 1023adfc5217SJeff Kirsher /** 1024adfc5217SJeff Kirsher * Performs one state change according to the given parameters. 1025adfc5217SJeff Kirsher * 1026adfc5217SJeff Kirsher * @return 0 in case of success and negative value otherwise. 1027adfc5217SJeff Kirsher */ 1028adfc5217SJeff Kirsher int (*send_cmd)(struct bnx2x *bp, 1029adfc5217SJeff Kirsher struct bnx2x_queue_state_params *params); 1030adfc5217SJeff Kirsher 1031adfc5217SJeff Kirsher /** 1032adfc5217SJeff Kirsher * Sets the pending bit according to the requested transition. 1033adfc5217SJeff Kirsher */ 1034adfc5217SJeff Kirsher int (*set_pending)(struct bnx2x_queue_sp_obj *o, 1035adfc5217SJeff Kirsher struct bnx2x_queue_state_params *params); 1036adfc5217SJeff Kirsher 1037adfc5217SJeff Kirsher /** 1038adfc5217SJeff Kirsher * Checks that the requested state transition is legal. 1039adfc5217SJeff Kirsher */ 1040adfc5217SJeff Kirsher int (*check_transition)(struct bnx2x *bp, 1041adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj *o, 1042adfc5217SJeff Kirsher struct bnx2x_queue_state_params *params); 1043adfc5217SJeff Kirsher 1044adfc5217SJeff Kirsher /** 1045adfc5217SJeff Kirsher * Completes the pending command. 1046adfc5217SJeff Kirsher */ 1047adfc5217SJeff Kirsher int (*complete_cmd)(struct bnx2x *bp, 1048adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj *o, 1049adfc5217SJeff Kirsher enum bnx2x_queue_cmd); 1050adfc5217SJeff Kirsher 1051adfc5217SJeff Kirsher int (*wait_comp)(struct bnx2x *bp, 1052adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj *o, 1053adfc5217SJeff Kirsher enum bnx2x_queue_cmd cmd); 1054adfc5217SJeff Kirsher }; 1055adfc5217SJeff Kirsher 1056adfc5217SJeff Kirsher /********************** Function state update *********************************/ 1057adfc5217SJeff Kirsher /* Allowed Function states */ 1058adfc5217SJeff Kirsher enum bnx2x_func_state { 1059adfc5217SJeff Kirsher BNX2X_F_STATE_RESET, 1060adfc5217SJeff Kirsher BNX2X_F_STATE_INITIALIZED, 1061adfc5217SJeff Kirsher BNX2X_F_STATE_STARTED, 1062adfc5217SJeff Kirsher BNX2X_F_STATE_TX_STOPPED, 1063adfc5217SJeff Kirsher BNX2X_F_STATE_MAX, 1064adfc5217SJeff Kirsher }; 1065adfc5217SJeff Kirsher 1066adfc5217SJeff Kirsher /* Allowed Function commands */ 1067adfc5217SJeff Kirsher enum bnx2x_func_cmd { 1068adfc5217SJeff Kirsher BNX2X_F_CMD_HW_INIT, 1069adfc5217SJeff Kirsher BNX2X_F_CMD_START, 1070adfc5217SJeff Kirsher BNX2X_F_CMD_STOP, 1071adfc5217SJeff Kirsher BNX2X_F_CMD_HW_RESET, 1072a3348722SBarak Witkowski BNX2X_F_CMD_AFEX_UPDATE, 1073a3348722SBarak Witkowski BNX2X_F_CMD_AFEX_VIFLISTS, 1074adfc5217SJeff Kirsher BNX2X_F_CMD_TX_STOP, 1075adfc5217SJeff Kirsher BNX2X_F_CMD_TX_START, 107655c11941SMerav Sicron BNX2X_F_CMD_SWITCH_UPDATE, 1077adfc5217SJeff Kirsher BNX2X_F_CMD_MAX, 1078adfc5217SJeff Kirsher }; 1079adfc5217SJeff Kirsher 1080adfc5217SJeff Kirsher struct bnx2x_func_hw_init_params { 1081adfc5217SJeff Kirsher /* A load phase returned by MCP. 1082adfc5217SJeff Kirsher * 1083adfc5217SJeff Kirsher * May be: 1084adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_COMMON_CHIP 1085adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_COMMON 1086adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_PORT 1087adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_FUNCTION 1088adfc5217SJeff Kirsher */ 1089adfc5217SJeff Kirsher u32 load_phase; 1090adfc5217SJeff Kirsher }; 1091adfc5217SJeff Kirsher 1092adfc5217SJeff Kirsher struct bnx2x_func_hw_reset_params { 1093adfc5217SJeff Kirsher /* A load phase returned by MCP. 1094adfc5217SJeff Kirsher * 1095adfc5217SJeff Kirsher * May be: 1096adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_COMMON_CHIP 1097adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_COMMON 1098adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_PORT 1099adfc5217SJeff Kirsher * FW_MSG_CODE_DRV_LOAD_FUNCTION 1100adfc5217SJeff Kirsher */ 1101adfc5217SJeff Kirsher u32 reset_phase; 1102adfc5217SJeff Kirsher }; 1103adfc5217SJeff Kirsher 1104adfc5217SJeff Kirsher struct bnx2x_func_start_params { 1105adfc5217SJeff Kirsher /* Multi Function mode: 1106adfc5217SJeff Kirsher * - Single Function 1107adfc5217SJeff Kirsher * - Switch Dependent 1108adfc5217SJeff Kirsher * - Switch Independent 1109adfc5217SJeff Kirsher */ 1110adfc5217SJeff Kirsher u16 mf_mode; 1111adfc5217SJeff Kirsher 1112adfc5217SJeff Kirsher /* Switch Dependent mode outer VLAN tag */ 1113adfc5217SJeff Kirsher u16 sd_vlan_tag; 1114adfc5217SJeff Kirsher 1115adfc5217SJeff Kirsher /* Function cos mode */ 1116adfc5217SJeff Kirsher u8 network_cos_mode; 11171bc277f7SDmitry Kravkov 11181bc277f7SDmitry Kravkov /* NVGRE classification enablement */ 11191bc277f7SDmitry Kravkov u8 nvgre_clss_en; 11201bc277f7SDmitry Kravkov 11211bc277f7SDmitry Kravkov /* NO_GRE_TUNNEL/NVGRE_TUNNEL/L2GRE_TUNNEL/IPGRE_TUNNEL */ 11221bc277f7SDmitry Kravkov u8 gre_tunnel_mode; 11231bc277f7SDmitry Kravkov 11241bc277f7SDmitry Kravkov /* GRE_OUTER_HEADERS_RSS/GRE_INNER_HEADERS_RSS/NVGRE_KEY_ENTROPY_RSS */ 11251bc277f7SDmitry Kravkov u8 gre_tunnel_rss; 1126adfc5217SJeff Kirsher }; 1127adfc5217SJeff Kirsher 112855c11941SMerav Sicron struct bnx2x_func_switch_update_params { 112955c11941SMerav Sicron u8 suspend; 113055c11941SMerav Sicron }; 113155c11941SMerav Sicron 1132a3348722SBarak Witkowski struct bnx2x_func_afex_update_params { 1133a3348722SBarak Witkowski u16 vif_id; 1134a3348722SBarak Witkowski u16 afex_default_vlan; 1135a3348722SBarak Witkowski u8 allowed_priorities; 1136a3348722SBarak Witkowski }; 1137a3348722SBarak Witkowski 1138a3348722SBarak Witkowski struct bnx2x_func_afex_viflists_params { 1139a3348722SBarak Witkowski u16 vif_list_index; 1140a3348722SBarak Witkowski u8 func_bit_map; 1141a3348722SBarak Witkowski u8 afex_vif_list_command; 1142a3348722SBarak Witkowski u8 func_to_clear; 1143a3348722SBarak Witkowski }; 1144adfc5217SJeff Kirsher struct bnx2x_func_tx_start_params { 1145adfc5217SJeff Kirsher struct priority_cos traffic_type_to_priority_cos[MAX_TRAFFIC_TYPES]; 1146adfc5217SJeff Kirsher u8 dcb_enabled; 1147adfc5217SJeff Kirsher u8 dcb_version; 1148adfc5217SJeff Kirsher u8 dont_add_pri_0_en; 1149adfc5217SJeff Kirsher }; 1150adfc5217SJeff Kirsher 1151adfc5217SJeff Kirsher struct bnx2x_func_state_params { 1152adfc5217SJeff Kirsher struct bnx2x_func_sp_obj *f_obj; 1153adfc5217SJeff Kirsher 1154adfc5217SJeff Kirsher /* Current command */ 1155adfc5217SJeff Kirsher enum bnx2x_func_cmd cmd; 1156adfc5217SJeff Kirsher 1157adfc5217SJeff Kirsher /* may have RAMROD_COMP_WAIT set only */ 1158adfc5217SJeff Kirsher unsigned long ramrod_flags; 1159adfc5217SJeff Kirsher 1160adfc5217SJeff Kirsher /* Params according to the current command */ 1161adfc5217SJeff Kirsher union { 1162adfc5217SJeff Kirsher struct bnx2x_func_hw_init_params hw_init; 1163adfc5217SJeff Kirsher struct bnx2x_func_hw_reset_params hw_reset; 1164adfc5217SJeff Kirsher struct bnx2x_func_start_params start; 116555c11941SMerav Sicron struct bnx2x_func_switch_update_params switch_update; 1166a3348722SBarak Witkowski struct bnx2x_func_afex_update_params afex_update; 1167a3348722SBarak Witkowski struct bnx2x_func_afex_viflists_params afex_viflists; 1168adfc5217SJeff Kirsher struct bnx2x_func_tx_start_params tx_start; 1169adfc5217SJeff Kirsher } params; 1170adfc5217SJeff Kirsher }; 1171adfc5217SJeff Kirsher 1172adfc5217SJeff Kirsher struct bnx2x_func_sp_drv_ops { 1173adfc5217SJeff Kirsher /* Init tool + runtime initialization: 1174adfc5217SJeff Kirsher * - Common Chip 1175adfc5217SJeff Kirsher * - Common (per Path) 1176adfc5217SJeff Kirsher * - Port 1177adfc5217SJeff Kirsher * - Function phases 1178adfc5217SJeff Kirsher */ 1179adfc5217SJeff Kirsher int (*init_hw_cmn_chip)(struct bnx2x *bp); 1180adfc5217SJeff Kirsher int (*init_hw_cmn)(struct bnx2x *bp); 1181adfc5217SJeff Kirsher int (*init_hw_port)(struct bnx2x *bp); 1182adfc5217SJeff Kirsher int (*init_hw_func)(struct bnx2x *bp); 1183adfc5217SJeff Kirsher 1184adfc5217SJeff Kirsher /* Reset Function HW: Common, Port, Function phases. */ 1185adfc5217SJeff Kirsher void (*reset_hw_cmn)(struct bnx2x *bp); 1186adfc5217SJeff Kirsher void (*reset_hw_port)(struct bnx2x *bp); 1187adfc5217SJeff Kirsher void (*reset_hw_func)(struct bnx2x *bp); 1188adfc5217SJeff Kirsher 1189adfc5217SJeff Kirsher /* Init/Free GUNZIP resources */ 1190adfc5217SJeff Kirsher int (*gunzip_init)(struct bnx2x *bp); 1191adfc5217SJeff Kirsher void (*gunzip_end)(struct bnx2x *bp); 1192adfc5217SJeff Kirsher 1193adfc5217SJeff Kirsher /* Prepare/Release FW resources */ 1194adfc5217SJeff Kirsher int (*init_fw)(struct bnx2x *bp); 1195adfc5217SJeff Kirsher void (*release_fw)(struct bnx2x *bp); 1196adfc5217SJeff Kirsher }; 1197adfc5217SJeff Kirsher 1198adfc5217SJeff Kirsher struct bnx2x_func_sp_obj { 1199adfc5217SJeff Kirsher enum bnx2x_func_state state, next_state; 1200adfc5217SJeff Kirsher 1201adfc5217SJeff Kirsher /* BNX2X_FUNC_CMD_XX bits. This object implements "one 1202adfc5217SJeff Kirsher * pending" paradigm but for debug and tracing purposes it's 120316a5fd92SYuval Mintz * more convenient to have different bits for different 1204adfc5217SJeff Kirsher * commands. 1205adfc5217SJeff Kirsher */ 1206adfc5217SJeff Kirsher unsigned long pending; 1207adfc5217SJeff Kirsher 1208adfc5217SJeff Kirsher /* Buffer to use as a ramrod data and its mapping */ 1209adfc5217SJeff Kirsher void *rdata; 1210adfc5217SJeff Kirsher dma_addr_t rdata_mapping; 1211adfc5217SJeff Kirsher 1212a3348722SBarak Witkowski /* Buffer to use as a afex ramrod data and its mapping. 1213a3348722SBarak Witkowski * This can't be same rdata as above because afex ramrod requests 1214a3348722SBarak Witkowski * can arrive to the object in parallel to other ramrod requests. 1215a3348722SBarak Witkowski */ 1216a3348722SBarak Witkowski void *afex_rdata; 1217a3348722SBarak Witkowski dma_addr_t afex_rdata_mapping; 1218a3348722SBarak Witkowski 1219adfc5217SJeff Kirsher /* this mutex validates that when pending flag is taken, the next 1220adfc5217SJeff Kirsher * ramrod to be sent will be the one set the pending bit 1221adfc5217SJeff Kirsher */ 1222adfc5217SJeff Kirsher struct mutex one_pending_mutex; 1223adfc5217SJeff Kirsher 1224adfc5217SJeff Kirsher /* Driver interface */ 1225adfc5217SJeff Kirsher struct bnx2x_func_sp_drv_ops *drv; 1226adfc5217SJeff Kirsher 1227adfc5217SJeff Kirsher /** 1228adfc5217SJeff Kirsher * Performs one state change according to the given parameters. 1229adfc5217SJeff Kirsher * 1230adfc5217SJeff Kirsher * @return 0 in case of success and negative value otherwise. 1231adfc5217SJeff Kirsher */ 1232adfc5217SJeff Kirsher int (*send_cmd)(struct bnx2x *bp, 1233adfc5217SJeff Kirsher struct bnx2x_func_state_params *params); 1234adfc5217SJeff Kirsher 1235adfc5217SJeff Kirsher /** 1236adfc5217SJeff Kirsher * Checks that the requested state transition is legal. 1237adfc5217SJeff Kirsher */ 1238adfc5217SJeff Kirsher int (*check_transition)(struct bnx2x *bp, 1239adfc5217SJeff Kirsher struct bnx2x_func_sp_obj *o, 1240adfc5217SJeff Kirsher struct bnx2x_func_state_params *params); 1241adfc5217SJeff Kirsher 1242adfc5217SJeff Kirsher /** 1243adfc5217SJeff Kirsher * Completes the pending command. 1244adfc5217SJeff Kirsher */ 1245adfc5217SJeff Kirsher int (*complete_cmd)(struct bnx2x *bp, 1246adfc5217SJeff Kirsher struct bnx2x_func_sp_obj *o, 1247adfc5217SJeff Kirsher enum bnx2x_func_cmd cmd); 1248adfc5217SJeff Kirsher 1249adfc5217SJeff Kirsher int (*wait_comp)(struct bnx2x *bp, struct bnx2x_func_sp_obj *o, 1250adfc5217SJeff Kirsher enum bnx2x_func_cmd cmd); 1251adfc5217SJeff Kirsher }; 1252adfc5217SJeff Kirsher 1253adfc5217SJeff Kirsher /********************** Interfaces ********************************************/ 1254adfc5217SJeff Kirsher /* Queueable objects set */ 1255adfc5217SJeff Kirsher union bnx2x_qable_obj { 1256adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj vlan_mac; 1257adfc5217SJeff Kirsher }; 1258adfc5217SJeff Kirsher /************** Function state update *********/ 1259adfc5217SJeff Kirsher void bnx2x_init_func_obj(struct bnx2x *bp, 1260adfc5217SJeff Kirsher struct bnx2x_func_sp_obj *obj, 1261adfc5217SJeff Kirsher void *rdata, dma_addr_t rdata_mapping, 1262a3348722SBarak Witkowski void *afex_rdata, dma_addr_t afex_rdata_mapping, 1263adfc5217SJeff Kirsher struct bnx2x_func_sp_drv_ops *drv_iface); 1264adfc5217SJeff Kirsher 1265adfc5217SJeff Kirsher int bnx2x_func_state_change(struct bnx2x *bp, 1266adfc5217SJeff Kirsher struct bnx2x_func_state_params *params); 1267adfc5217SJeff Kirsher 1268adfc5217SJeff Kirsher enum bnx2x_func_state bnx2x_func_get_state(struct bnx2x *bp, 1269adfc5217SJeff Kirsher struct bnx2x_func_sp_obj *o); 1270adfc5217SJeff Kirsher /******************* Queue State **************/ 1271adfc5217SJeff Kirsher void bnx2x_init_queue_obj(struct bnx2x *bp, 1272adfc5217SJeff Kirsher struct bnx2x_queue_sp_obj *obj, u8 cl_id, u32 *cids, 1273adfc5217SJeff Kirsher u8 cid_cnt, u8 func_id, void *rdata, 1274adfc5217SJeff Kirsher dma_addr_t rdata_mapping, unsigned long type); 1275adfc5217SJeff Kirsher 1276adfc5217SJeff Kirsher int bnx2x_queue_state_change(struct bnx2x *bp, 1277adfc5217SJeff Kirsher struct bnx2x_queue_state_params *params); 1278adfc5217SJeff Kirsher 127967c431a5SAriel Elior int bnx2x_get_q_logical_state(struct bnx2x *bp, 128067c431a5SAriel Elior struct bnx2x_queue_sp_obj *obj); 128167c431a5SAriel Elior 1282adfc5217SJeff Kirsher /********************* VLAN-MAC ****************/ 1283adfc5217SJeff Kirsher void bnx2x_init_mac_obj(struct bnx2x *bp, 1284adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *mac_obj, 1285adfc5217SJeff Kirsher u8 cl_id, u32 cid, u8 func_id, void *rdata, 1286adfc5217SJeff Kirsher dma_addr_t rdata_mapping, int state, 1287adfc5217SJeff Kirsher unsigned long *pstate, bnx2x_obj_type type, 1288adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *macs_pool); 1289adfc5217SJeff Kirsher 1290adfc5217SJeff Kirsher void bnx2x_init_vlan_obj(struct bnx2x *bp, 1291adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *vlan_obj, 1292adfc5217SJeff Kirsher u8 cl_id, u32 cid, u8 func_id, void *rdata, 1293adfc5217SJeff Kirsher dma_addr_t rdata_mapping, int state, 1294adfc5217SJeff Kirsher unsigned long *pstate, bnx2x_obj_type type, 1295adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *vlans_pool); 1296adfc5217SJeff Kirsher 1297adfc5217SJeff Kirsher void bnx2x_init_vlan_mac_obj(struct bnx2x *bp, 1298adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *vlan_mac_obj, 1299adfc5217SJeff Kirsher u8 cl_id, u32 cid, u8 func_id, void *rdata, 1300adfc5217SJeff Kirsher dma_addr_t rdata_mapping, int state, 1301adfc5217SJeff Kirsher unsigned long *pstate, bnx2x_obj_type type, 1302adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *macs_pool, 1303adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *vlans_pool); 1304adfc5217SJeff Kirsher 1305adfc5217SJeff Kirsher int bnx2x_config_vlan_mac(struct bnx2x *bp, 1306adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_params *p); 1307adfc5217SJeff Kirsher 1308adfc5217SJeff Kirsher int bnx2x_vlan_mac_move(struct bnx2x *bp, 1309adfc5217SJeff Kirsher struct bnx2x_vlan_mac_ramrod_params *p, 1310adfc5217SJeff Kirsher struct bnx2x_vlan_mac_obj *dest_o); 1311adfc5217SJeff Kirsher 1312adfc5217SJeff Kirsher /********************* RX MODE ****************/ 1313adfc5217SJeff Kirsher 1314adfc5217SJeff Kirsher void bnx2x_init_rx_mode_obj(struct bnx2x *bp, 1315adfc5217SJeff Kirsher struct bnx2x_rx_mode_obj *o); 1316adfc5217SJeff Kirsher 1317adfc5217SJeff Kirsher /** 13181aa8b471SBen Hutchings * bnx2x_config_rx_mode - Send and RX_MODE ramrod according to the provided parameters. 1319adfc5217SJeff Kirsher * 13201aa8b471SBen Hutchings * @p: Command parameters 1321adfc5217SJeff Kirsher * 132216a5fd92SYuval Mintz * Return: 0 - if operation was successful and there is no pending completions, 1323adfc5217SJeff Kirsher * positive number - if there are pending completions, 1324adfc5217SJeff Kirsher * negative - if there were errors 1325adfc5217SJeff Kirsher */ 1326adfc5217SJeff Kirsher int bnx2x_config_rx_mode(struct bnx2x *bp, 1327adfc5217SJeff Kirsher struct bnx2x_rx_mode_ramrod_params *p); 1328adfc5217SJeff Kirsher 1329adfc5217SJeff Kirsher /****************** MULTICASTS ****************/ 1330adfc5217SJeff Kirsher 1331adfc5217SJeff Kirsher void bnx2x_init_mcast_obj(struct bnx2x *bp, 1332adfc5217SJeff Kirsher struct bnx2x_mcast_obj *mcast_obj, 1333adfc5217SJeff Kirsher u8 mcast_cl_id, u32 mcast_cid, u8 func_id, 1334adfc5217SJeff Kirsher u8 engine_id, void *rdata, dma_addr_t rdata_mapping, 1335adfc5217SJeff Kirsher int state, unsigned long *pstate, 1336adfc5217SJeff Kirsher bnx2x_obj_type type); 1337adfc5217SJeff Kirsher 1338adfc5217SJeff Kirsher /** 13391aa8b471SBen Hutchings * bnx2x_config_mcast - Configure multicast MACs list. 13401aa8b471SBen Hutchings * 13411aa8b471SBen Hutchings * @cmd: command to execute: BNX2X_MCAST_CMD_X 13421aa8b471SBen Hutchings * 13431aa8b471SBen Hutchings * May configure a new list 1344adfc5217SJeff Kirsher * provided in p->mcast_list (BNX2X_MCAST_CMD_ADD), clean up 1345adfc5217SJeff Kirsher * (BNX2X_MCAST_CMD_DEL) or restore (BNX2X_MCAST_CMD_RESTORE) a current 1346adfc5217SJeff Kirsher * configuration, continue to execute the pending commands 1347adfc5217SJeff Kirsher * (BNX2X_MCAST_CMD_CONT). 1348adfc5217SJeff Kirsher * 1349adfc5217SJeff Kirsher * If previous command is still pending or if number of MACs to 1350adfc5217SJeff Kirsher * configure is more that maximum number of MACs in one command, 1351adfc5217SJeff Kirsher * the current command will be enqueued to the tail of the 1352adfc5217SJeff Kirsher * pending commands list. 1353adfc5217SJeff Kirsher * 135416a5fd92SYuval Mintz * Return: 0 is operation was successful and there are no pending completions, 1355adfc5217SJeff Kirsher * negative if there were errors, positive if there are pending 1356adfc5217SJeff Kirsher * completions. 1357adfc5217SJeff Kirsher */ 1358adfc5217SJeff Kirsher int bnx2x_config_mcast(struct bnx2x *bp, 135986564c3fSYuval Mintz struct bnx2x_mcast_ramrod_params *p, 136086564c3fSYuval Mintz enum bnx2x_mcast_cmd cmd); 1361adfc5217SJeff Kirsher 1362adfc5217SJeff Kirsher /****************** CREDIT POOL ****************/ 1363adfc5217SJeff Kirsher void bnx2x_init_mac_credit_pool(struct bnx2x *bp, 1364adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *p, u8 func_id, 1365adfc5217SJeff Kirsher u8 func_num); 1366adfc5217SJeff Kirsher void bnx2x_init_vlan_credit_pool(struct bnx2x *bp, 1367adfc5217SJeff Kirsher struct bnx2x_credit_pool_obj *p, u8 func_id, 1368adfc5217SJeff Kirsher u8 func_num); 1369adfc5217SJeff Kirsher 1370adfc5217SJeff Kirsher /****************** RSS CONFIGURATION ****************/ 1371adfc5217SJeff Kirsher void bnx2x_init_rss_config_obj(struct bnx2x *bp, 1372adfc5217SJeff Kirsher struct bnx2x_rss_config_obj *rss_obj, 1373adfc5217SJeff Kirsher u8 cl_id, u32 cid, u8 func_id, u8 engine_id, 1374adfc5217SJeff Kirsher void *rdata, dma_addr_t rdata_mapping, 1375adfc5217SJeff Kirsher int state, unsigned long *pstate, 1376adfc5217SJeff Kirsher bnx2x_obj_type type); 1377adfc5217SJeff Kirsher 1378adfc5217SJeff Kirsher /** 13791aa8b471SBen Hutchings * bnx2x_config_rss - Updates RSS configuration according to provided parameters 1380adfc5217SJeff Kirsher * 13811aa8b471SBen Hutchings * Return: 0 in case of success 1382adfc5217SJeff Kirsher */ 1383adfc5217SJeff Kirsher int bnx2x_config_rss(struct bnx2x *bp, 1384adfc5217SJeff Kirsher struct bnx2x_config_rss_params *p); 1385adfc5217SJeff Kirsher 1386adfc5217SJeff Kirsher /** 13871aa8b471SBen Hutchings * bnx2x_get_rss_ind_table - Return the current ind_table configuration. 1388adfc5217SJeff Kirsher * 13891aa8b471SBen Hutchings * @ind_table: buffer to fill with the current indirection 1390adfc5217SJeff Kirsher * table content. Should be at least 1391adfc5217SJeff Kirsher * T_ETH_INDIRECTION_TABLE_SIZE bytes long. 1392adfc5217SJeff Kirsher */ 1393adfc5217SJeff Kirsher void bnx2x_get_rss_ind_table(struct bnx2x_rss_config_obj *rss_obj, 1394adfc5217SJeff Kirsher u8 *ind_table); 1395adfc5217SJeff Kirsher 1396adfc5217SJeff Kirsher #endif /* BNX2X_SP_VERBS */ 1397