1 /* bnx2.h: Broadcom NX2 network driver.
2  *
3  * Copyright (c) 2004-2013 Broadcom Corporation
4  *
5  * This program is free software; you can redistribute it and/or modify
6  * it under the terms of the GNU General Public License as published by
7  * the Free Software Foundation.
8  *
9  * Written by: Michael Chan  (mchan@broadcom.com)
10  */
11 
12 
13 #ifndef BNX2_H
14 #define BNX2_H
15 
16 /* Hardware data structures and register definitions automatically
17  * generated from RTL code. Do not modify.
18  */
19 
20 /*
21  *  tx_bd definition
22  */
23 struct bnx2_tx_bd {
24 	u32 tx_bd_haddr_hi;
25 	u32 tx_bd_haddr_lo;
26 	u32 tx_bd_mss_nbytes;
27 		#define TX_BD_TCP6_OFF2_SHL		(14)
28 	u32 tx_bd_vlan_tag_flags;
29 		#define TX_BD_FLAGS_CONN_FAULT		(1<<0)
30 		#define TX_BD_FLAGS_TCP6_OFF0_MSK	(3<<1)
31 		#define TX_BD_FLAGS_TCP6_OFF0_SHL	(1)
32 		#define TX_BD_FLAGS_TCP_UDP_CKSUM	(1<<1)
33 		#define TX_BD_FLAGS_IP_CKSUM		(1<<2)
34 		#define TX_BD_FLAGS_VLAN_TAG		(1<<3)
35 		#define TX_BD_FLAGS_COAL_NOW		(1<<4)
36 		#define TX_BD_FLAGS_DONT_GEN_CRC	(1<<5)
37 		#define TX_BD_FLAGS_END			(1<<6)
38 		#define TX_BD_FLAGS_START		(1<<7)
39 		#define TX_BD_FLAGS_SW_OPTION_WORD	(0x1f<<8)
40 		#define TX_BD_FLAGS_TCP6_OFF4_SHL	(12)
41 		#define TX_BD_FLAGS_SW_FLAGS		(1<<13)
42 		#define TX_BD_FLAGS_SW_SNAP		(1<<14)
43 		#define TX_BD_FLAGS_SW_LSO		(1<<15)
44 
45 };
46 
47 
48 /*
49  *  rx_bd definition
50  */
51 struct bnx2_rx_bd {
52 	u32 rx_bd_haddr_hi;
53 	u32 rx_bd_haddr_lo;
54 	u32 rx_bd_len;
55 	u32 rx_bd_flags;
56 		#define RX_BD_FLAGS_NOPUSH		(1<<0)
57 		#define RX_BD_FLAGS_DUMMY		(1<<1)
58 		#define RX_BD_FLAGS_END			(1<<2)
59 		#define RX_BD_FLAGS_START		(1<<3)
60 
61 };
62 
63 #define BNX2_RX_ALIGN			16
64 
65 /*
66  *  status_block definition
67  */
68 struct status_block {
69 	u32 status_attn_bits;
70 		#define STATUS_ATTN_BITS_LINK_STATE		(1L<<0)
71 		#define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT	(1L<<1)
72 		#define STATUS_ATTN_BITS_TX_BD_READ_ABORT	(1L<<2)
73 		#define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT	(1L<<3)
74 		#define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT	(1L<<4)
75 		#define STATUS_ATTN_BITS_TX_DMA_ABORT		(1L<<5)
76 		#define STATUS_ATTN_BITS_TX_PATCHUP_ABORT	(1L<<6)
77 		#define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT	(1L<<7)
78 		#define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT	(1L<<8)
79 		#define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT	(1L<<9)
80 		#define STATUS_ATTN_BITS_RX_MBUF_ABORT		(1L<<10)
81 		#define STATUS_ATTN_BITS_RX_LOOKUP_ABORT	(1L<<11)
82 		#define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT	(1L<<12)
83 		#define STATUS_ATTN_BITS_RX_V2P_ABORT		(1L<<13)
84 		#define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT	(1L<<14)
85 		#define STATUS_ATTN_BITS_RX_DMA_ABORT		(1L<<15)
86 		#define STATUS_ATTN_BITS_COMPLETION_ABORT	(1L<<16)
87 		#define STATUS_ATTN_BITS_HOST_COALESCE_ABORT	(1L<<17)
88 		#define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT	(1L<<18)
89 		#define STATUS_ATTN_BITS_CONTEXT_ABORT		(1L<<19)
90 		#define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT	(1L<<20)
91 		#define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT	(1L<<21)
92 		#define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT	(1L<<22)
93 		#define STATUS_ATTN_BITS_MAC_ABORT		(1L<<23)
94 		#define STATUS_ATTN_BITS_TIMER_ABORT		(1L<<24)
95 		#define STATUS_ATTN_BITS_DMAE_ABORT		(1L<<25)
96 		#define STATUS_ATTN_BITS_FLSH_ABORT		(1L<<26)
97 		#define STATUS_ATTN_BITS_GRC_ABORT		(1L<<27)
98 		#define STATUS_ATTN_BITS_EPB_ERROR		(1L<<30)
99 		#define STATUS_ATTN_BITS_PARITY_ERROR		(1L<<31)
100 
101 	u32 status_attn_bits_ack;
102 #if defined(__BIG_ENDIAN)
103 	u16 status_tx_quick_consumer_index0;
104 	u16 status_tx_quick_consumer_index1;
105 	u16 status_tx_quick_consumer_index2;
106 	u16 status_tx_quick_consumer_index3;
107 	u16 status_rx_quick_consumer_index0;
108 	u16 status_rx_quick_consumer_index1;
109 	u16 status_rx_quick_consumer_index2;
110 	u16 status_rx_quick_consumer_index3;
111 	u16 status_rx_quick_consumer_index4;
112 	u16 status_rx_quick_consumer_index5;
113 	u16 status_rx_quick_consumer_index6;
114 	u16 status_rx_quick_consumer_index7;
115 	u16 status_rx_quick_consumer_index8;
116 	u16 status_rx_quick_consumer_index9;
117 	u16 status_rx_quick_consumer_index10;
118 	u16 status_rx_quick_consumer_index11;
119 	u16 status_rx_quick_consumer_index12;
120 	u16 status_rx_quick_consumer_index13;
121 	u16 status_rx_quick_consumer_index14;
122 	u16 status_rx_quick_consumer_index15;
123 	u16 status_completion_producer_index;
124 	u16 status_cmd_consumer_index;
125 	u16 status_idx;
126 	u8 status_unused;
127 	u8 status_blk_num;
128 #elif defined(__LITTLE_ENDIAN)
129 	u16 status_tx_quick_consumer_index1;
130 	u16 status_tx_quick_consumer_index0;
131 	u16 status_tx_quick_consumer_index3;
132 	u16 status_tx_quick_consumer_index2;
133 	u16 status_rx_quick_consumer_index1;
134 	u16 status_rx_quick_consumer_index0;
135 	u16 status_rx_quick_consumer_index3;
136 	u16 status_rx_quick_consumer_index2;
137 	u16 status_rx_quick_consumer_index5;
138 	u16 status_rx_quick_consumer_index4;
139 	u16 status_rx_quick_consumer_index7;
140 	u16 status_rx_quick_consumer_index6;
141 	u16 status_rx_quick_consumer_index9;
142 	u16 status_rx_quick_consumer_index8;
143 	u16 status_rx_quick_consumer_index11;
144 	u16 status_rx_quick_consumer_index10;
145 	u16 status_rx_quick_consumer_index13;
146 	u16 status_rx_quick_consumer_index12;
147 	u16 status_rx_quick_consumer_index15;
148 	u16 status_rx_quick_consumer_index14;
149 	u16 status_cmd_consumer_index;
150 	u16 status_completion_producer_index;
151 	u8 status_blk_num;
152 	u8 status_unused;
153 	u16 status_idx;
154 #endif
155 };
156 
157 /*
158  *  status_block definition
159  */
160 struct status_block_msix {
161 #if defined(__BIG_ENDIAN)
162 	u16 status_tx_quick_consumer_index;
163 	u16 status_rx_quick_consumer_index;
164 	u16 status_completion_producer_index;
165 	u16 status_cmd_consumer_index;
166 	u32 status_unused;
167 	u16 status_idx;
168 	u8 status_unused2;
169 	u8 status_blk_num;
170 #elif defined(__LITTLE_ENDIAN)
171 	u16 status_rx_quick_consumer_index;
172 	u16 status_tx_quick_consumer_index;
173 	u16 status_cmd_consumer_index;
174 	u16 status_completion_producer_index;
175 	u32 status_unused;
176 	u8 status_blk_num;
177 	u8 status_unused2;
178 	u16 status_idx;
179 #endif
180 };
181 
182 #define BNX2_SBLK_MSIX_ALIGN_SIZE	128
183 
184 
185 /*
186  *  statistics_block definition
187  */
188 struct statistics_block {
189 	u32 stat_IfHCInOctets_hi;
190 	u32 stat_IfHCInOctets_lo;
191 	u32 stat_IfHCInBadOctets_hi;
192 	u32 stat_IfHCInBadOctets_lo;
193 	u32 stat_IfHCOutOctets_hi;
194 	u32 stat_IfHCOutOctets_lo;
195 	u32 stat_IfHCOutBadOctets_hi;
196 	u32 stat_IfHCOutBadOctets_lo;
197 	u32 stat_IfHCInUcastPkts_hi;
198 	u32 stat_IfHCInUcastPkts_lo;
199 	u32 stat_IfHCInMulticastPkts_hi;
200 	u32 stat_IfHCInMulticastPkts_lo;
201 	u32 stat_IfHCInBroadcastPkts_hi;
202 	u32 stat_IfHCInBroadcastPkts_lo;
203 	u32 stat_IfHCOutUcastPkts_hi;
204 	u32 stat_IfHCOutUcastPkts_lo;
205 	u32 stat_IfHCOutMulticastPkts_hi;
206 	u32 stat_IfHCOutMulticastPkts_lo;
207 	u32 stat_IfHCOutBroadcastPkts_hi;
208 	u32 stat_IfHCOutBroadcastPkts_lo;
209 	u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
210 	u32 stat_Dot3StatsCarrierSenseErrors;
211 	u32 stat_Dot3StatsFCSErrors;
212 	u32 stat_Dot3StatsAlignmentErrors;
213 	u32 stat_Dot3StatsSingleCollisionFrames;
214 	u32 stat_Dot3StatsMultipleCollisionFrames;
215 	u32 stat_Dot3StatsDeferredTransmissions;
216 	u32 stat_Dot3StatsExcessiveCollisions;
217 	u32 stat_Dot3StatsLateCollisions;
218 	u32 stat_EtherStatsCollisions;
219 	u32 stat_EtherStatsFragments;
220 	u32 stat_EtherStatsJabbers;
221 	u32 stat_EtherStatsUndersizePkts;
222 	u32 stat_EtherStatsOverrsizePkts;
223 	u32 stat_EtherStatsPktsRx64Octets;
224 	u32 stat_EtherStatsPktsRx65Octetsto127Octets;
225 	u32 stat_EtherStatsPktsRx128Octetsto255Octets;
226 	u32 stat_EtherStatsPktsRx256Octetsto511Octets;
227 	u32 stat_EtherStatsPktsRx512Octetsto1023Octets;
228 	u32 stat_EtherStatsPktsRx1024Octetsto1522Octets;
229 	u32 stat_EtherStatsPktsRx1523Octetsto9022Octets;
230 	u32 stat_EtherStatsPktsTx64Octets;
231 	u32 stat_EtherStatsPktsTx65Octetsto127Octets;
232 	u32 stat_EtherStatsPktsTx128Octetsto255Octets;
233 	u32 stat_EtherStatsPktsTx256Octetsto511Octets;
234 	u32 stat_EtherStatsPktsTx512Octetsto1023Octets;
235 	u32 stat_EtherStatsPktsTx1024Octetsto1522Octets;
236 	u32 stat_EtherStatsPktsTx1523Octetsto9022Octets;
237 	u32 stat_XonPauseFramesReceived;
238 	u32 stat_XoffPauseFramesReceived;
239 	u32 stat_OutXonSent;
240 	u32 stat_OutXoffSent;
241 	u32 stat_FlowControlDone;
242 	u32 stat_MacControlFramesReceived;
243 	u32 stat_XoffStateEntered;
244 	u32 stat_IfInFramesL2FilterDiscards;
245 	u32 stat_IfInRuleCheckerDiscards;
246 	u32 stat_IfInFTQDiscards;
247 	u32 stat_IfInMBUFDiscards;
248 	u32 stat_IfInRuleCheckerP4Hit;
249 	u32 stat_CatchupInRuleCheckerDiscards;
250 	u32 stat_CatchupInFTQDiscards;
251 	u32 stat_CatchupInMBUFDiscards;
252 	u32 stat_CatchupInRuleCheckerP4Hit;
253 	u32 stat_GenStat00;
254 	u32 stat_GenStat01;
255 	u32 stat_GenStat02;
256 	u32 stat_GenStat03;
257 	u32 stat_GenStat04;
258 	u32 stat_GenStat05;
259 	u32 stat_GenStat06;
260 	u32 stat_GenStat07;
261 	u32 stat_GenStat08;
262 	u32 stat_GenStat09;
263 	u32 stat_GenStat10;
264 	u32 stat_GenStat11;
265 	u32 stat_GenStat12;
266 	u32 stat_GenStat13;
267 	u32 stat_GenStat14;
268 	u32 stat_GenStat15;
269 	u32 stat_FwRxDrop;
270 };
271 
272 
273 /*
274  *  l2_fhdr definition
275  */
276 struct l2_fhdr {
277 	u32 l2_fhdr_status;
278 		#define L2_FHDR_STATUS_RULE_CLASS	(0x7<<0)
279 		#define L2_FHDR_STATUS_RULE_P2		(1<<3)
280 		#define L2_FHDR_STATUS_RULE_P3		(1<<4)
281 		#define L2_FHDR_STATUS_RULE_P4		(1<<5)
282 		#define L2_FHDR_STATUS_L2_VLAN_TAG	(1<<6)
283 		#define L2_FHDR_STATUS_L2_LLC_SNAP	(1<<7)
284 		#define L2_FHDR_STATUS_RSS_HASH		(1<<8)
285 		#define L2_FHDR_STATUS_IP_DATAGRAM	(1<<13)
286 		#define L2_FHDR_STATUS_TCP_SEGMENT	(1<<14)
287 		#define L2_FHDR_STATUS_UDP_DATAGRAM	(1<<15)
288 
289 		#define L2_FHDR_STATUS_SPLIT		(1<<16)
290 		#define L2_FHDR_ERRORS_BAD_CRC		(1<<17)
291 		#define L2_FHDR_ERRORS_PHY_DECODE	(1<<18)
292 		#define L2_FHDR_ERRORS_ALIGNMENT	(1<<19)
293 		#define L2_FHDR_ERRORS_TOO_SHORT	(1<<20)
294 		#define L2_FHDR_ERRORS_GIANT_FRAME	(1<<21)
295 		#define L2_FHDR_ERRORS_TCP_XSUM		(1<<28)
296 		#define L2_FHDR_ERRORS_UDP_XSUM		(1<<31)
297 
298 		#define L2_FHDR_STATUS_USE_RXHASH	\
299 			(L2_FHDR_STATUS_TCP_SEGMENT | L2_FHDR_STATUS_RSS_HASH)
300 
301 	u32 l2_fhdr_hash;
302 #if defined(__BIG_ENDIAN)
303 	u16 l2_fhdr_pkt_len;
304 	u16 l2_fhdr_vlan_tag;
305 	u16 l2_fhdr_ip_xsum;
306 	u16 l2_fhdr_tcp_udp_xsum;
307 #elif defined(__LITTLE_ENDIAN)
308 	u16 l2_fhdr_vlan_tag;
309 	u16 l2_fhdr_pkt_len;
310 	u16 l2_fhdr_tcp_udp_xsum;
311 	u16 l2_fhdr_ip_xsum;
312 #endif
313 };
314 
315 #define BNX2_RX_OFFSET		(sizeof(struct l2_fhdr) + 2)
316 
317 /*
318  *  l2_context definition
319  */
320 #define BNX2_L2CTX_TYPE					0x00000000
321 #define BNX2_L2CTX_TYPE_SIZE_L2				 ((0xc0/0x20)<<16)
322 #define BNX2_L2CTX_TYPE_TYPE				 (0xf<<28)
323 #define BNX2_L2CTX_TYPE_TYPE_EMPTY			 (0<<28)
324 #define BNX2_L2CTX_TYPE_TYPE_L2				 (1<<28)
325 
326 #define BNX2_L2CTX_TX_HOST_BIDX				0x00000088
327 #define BNX2_L2CTX_EST_NBD				0x00000088
328 #define BNX2_L2CTX_CMD_TYPE				0x00000088
329 #define BNX2_L2CTX_CMD_TYPE_TYPE			 (0xf<<24)
330 #define BNX2_L2CTX_CMD_TYPE_TYPE_L2			 (0<<24)
331 #define BNX2_L2CTX_CMD_TYPE_TYPE_TCP			 (1<<24)
332 
333 #define BNX2_L2CTX_TX_HOST_BSEQ				0x00000090
334 #define BNX2_L2CTX_TSCH_BSEQ				0x00000094
335 #define BNX2_L2CTX_TBDR_BSEQ				0x00000098
336 #define BNX2_L2CTX_TBDR_BOFF				0x0000009c
337 #define BNX2_L2CTX_TBDR_BIDX				0x0000009c
338 #define BNX2_L2CTX_TBDR_BHADDR_HI			0x000000a0
339 #define BNX2_L2CTX_TBDR_BHADDR_LO			0x000000a4
340 #define BNX2_L2CTX_TXP_BOFF				0x000000a8
341 #define BNX2_L2CTX_TXP_BIDX				0x000000a8
342 #define BNX2_L2CTX_TXP_BSEQ				0x000000ac
343 
344 #define BNX2_L2CTX_TYPE_XI				0x00000080
345 #define BNX2_L2CTX_CMD_TYPE_XI				0x00000240
346 #define BNX2_L2CTX_TBDR_BHADDR_HI_XI			0x00000258
347 #define BNX2_L2CTX_TBDR_BHADDR_LO_XI			0x0000025c
348 
349 /*
350  *  l2_bd_chain_context definition
351  */
352 #define BNX2_L2CTX_BD_PRE_READ				0x00000000
353 #define BNX2_L2CTX_CTX_SIZE				0x00000000
354 #define BNX2_L2CTX_CTX_TYPE				0x00000000
355 #define BNX2_L2CTX_FLOW_CTRL_ENABLE			 0x000000ff
356 #define BNX2_L2CTX_CTX_TYPE_SIZE_L2			 ((0x20/20)<<16)
357 #define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE		 (0xf<<28)
358 #define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED	 (0<<28)
359 #define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE	 (1<<28)
360 
361 #define BNX2_L2CTX_HOST_BDIDX				0x00000004
362 #define BNX2_L2CTX_L5_STATUSB_NUM_SHIFT			 16
363 #define BNX2_L2CTX_L2_STATUSB_NUM_SHIFT			 24
364 #define BNX2_L2CTX_L5_STATUSB_NUM(sb_id)		\
365 	(((sb_id) > 0) ? (((sb_id) + 7) << BNX2_L2CTX_L5_STATUSB_NUM_SHIFT) : 0)
366 #define BNX2_L2CTX_L2_STATUSB_NUM(sb_id)		\
367 	(((sb_id) > 0) ? (((sb_id) + 7) << BNX2_L2CTX_L2_STATUSB_NUM_SHIFT) : 0)
368 #define BNX2_L2CTX_HOST_BSEQ				0x00000008
369 #define BNX2_L2CTX_NX_BSEQ				0x0000000c
370 #define BNX2_L2CTX_NX_BDHADDR_HI			0x00000010
371 #define BNX2_L2CTX_NX_BDHADDR_LO			0x00000014
372 #define BNX2_L2CTX_NX_BDIDX				0x00000018
373 
374 #define BNX2_L2CTX_HOST_PG_BDIDX			0x00000044
375 #define BNX2_L2CTX_PG_BUF_SIZE				0x00000048
376 #define BNX2_L2CTX_RBDC_KEY				0x0000004c
377 #define BNX2_L2CTX_RBDC_JUMBO_KEY			 0x3ffe
378 #define BNX2_L2CTX_NX_PG_BDHADDR_HI			0x00000050
379 #define BNX2_L2CTX_NX_PG_BDHADDR_LO			0x00000054
380 
381 /*
382  *  pci_config_l definition
383  *  offset: 0000
384  */
385 #define BNX2_PCICFG_MSI_CONTROL				0x00000058
386 #define BNX2_PCICFG_MSI_CONTROL_ENABLE			 (1L<<16)
387 
388 #define BNX2_PCICFG_MISC_CONFIG				0x00000068
389 #define BNX2_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP	 (1L<<2)
390 #define BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP	 (1L<<3)
391 #define BNX2_PCICFG_MISC_CONFIG_RESERVED1		 (1L<<4)
392 #define BNX2_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA		 (1L<<5)
393 #define BNX2_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP	 (1L<<6)
394 #define BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA		 (1L<<7)
395 #define BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ		 (1L<<8)
396 #define BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY		 (1L<<9)
397 #define BNX2_PCICFG_MISC_CONFIG_GRC_WIN1_SWAP_EN	 (1L<<10)
398 #define BNX2_PCICFG_MISC_CONFIG_GRC_WIN2_SWAP_EN	 (1L<<11)
399 #define BNX2_PCICFG_MISC_CONFIG_GRC_WIN3_SWAP_EN	 (1L<<12)
400 #define BNX2_PCICFG_MISC_CONFIG_ASIC_METAL_REV		 (0xffL<<16)
401 #define BNX2_PCICFG_MISC_CONFIG_ASIC_BASE_REV		 (0xfL<<24)
402 #define BNX2_PCICFG_MISC_CONFIG_ASIC_ID			 (0xfL<<28)
403 
404 #define BNX2_PCICFG_MISC_STATUS				0x0000006c
405 #define BNX2_PCICFG_MISC_STATUS_INTA_VALUE		 (1L<<0)
406 #define BNX2_PCICFG_MISC_STATUS_32BIT_DET		 (1L<<1)
407 #define BNX2_PCICFG_MISC_STATUS_M66EN			 (1L<<2)
408 #define BNX2_PCICFG_MISC_STATUS_PCIX_DET		 (1L<<3)
409 #define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED		 (0x3L<<4)
410 #define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_66		 (0L<<4)
411 #define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_100		 (1L<<4)
412 #define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_133		 (2L<<4)
413 #define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE	 (3L<<4)
414 #define BNX2_PCICFG_MISC_STATUS_BAD_MEM_WRITE_BE	 (1L<<8)
415 
416 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS		0x00000070
417 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET	 (0xfL<<0)
418 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ	 (0L<<0)
419 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ	 (1L<<0)
420 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ	 (2L<<0)
421 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ	 (3L<<0)
422 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ	 (4L<<0)
423 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ	 (5L<<0)
424 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ	 (6L<<0)
425 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ	 (7L<<0)
426 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW	 (0xfL<<0)
427 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE	 (1L<<6)
428 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT	 (1L<<7)
429 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC	 (0x7L<<8)
430 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF	 (0L<<8)
431 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12	 (1L<<8)
432 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6	 (2L<<8)
433 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62	 (4L<<8)
434 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_MIN_POWER	 (1L<<11)
435 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED	 (0xfL<<12)
436 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100	 (0L<<12)
437 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80	 (1L<<12)
438 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50	 (2L<<12)
439 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40	 (4L<<12)
440 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25	 (8L<<12)
441 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP	 (1L<<16)
442 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_17	 (1L<<17)
443 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18	 (1L<<18)
444 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_19	 (1L<<19)
445 #define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED	 (0xfffL<<20)
446 
447 #define BNX2_PCICFG_REG_WINDOW_ADDRESS			0x00000078
448 #define BNX2_PCICFG_REG_WINDOW_ADDRESS_VAL		 (0xfffffL<<2)
449 
450 #define BNX2_PCICFG_REG_WINDOW				0x00000080
451 #define BNX2_PCICFG_INT_ACK_CMD				0x00000084
452 #define BNX2_PCICFG_INT_ACK_CMD_INDEX			 (0xffffL<<0)
453 #define BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID		 (1L<<16)
454 #define BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM	 (1L<<17)
455 #define BNX2_PCICFG_INT_ACK_CMD_MASK_INT		 (1L<<18)
456 #define BNX2_PCICFG_INT_ACK_CMD_INTERRUPT_NUM		 (0xfL<<24)
457 #define BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT		 24
458 
459 #define BNX2_PCICFG_STATUS_BIT_SET_CMD			0x00000088
460 #define BNX2_PCICFG_STATUS_BIT_CLEAR_CMD		0x0000008c
461 #define BNX2_PCICFG_MAILBOX_QUEUE_ADDR			0x00000090
462 #define BNX2_PCICFG_MAILBOX_QUEUE_DATA			0x00000094
463 
464 #define BNX2_PCICFG_DEVICE_CONTROL			0x000000b4
465 #define BNX2_PCICFG_DEVICE_STATUS_NO_PEND		 ((1L<<5)<<16)
466 
467 /*
468  *  pci_reg definition
469  *  offset: 0x400
470  */
471 #define BNX2_PCI_GRC_WINDOW_ADDR			0x00000400
472 #define BNX2_PCI_GRC_WINDOW_ADDR_VALUE			 (0x1ffL<<13)
473 #define BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN		 (1L<<31)
474 
475 #define BNX2_PCI_GRC_WINDOW2_BASE		 	 0xc000
476 #define BNX2_PCI_GRC_WINDOW3_BASE		 	 0xe000
477 
478 #define BNX2_PCI_CONFIG_1				0x00000404
479 #define BNX2_PCI_CONFIG_1_RESERVED0			 (0xffL<<0)
480 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY			 (0x7L<<8)
481 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_OFF		 (0L<<8)
482 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_16		 (1L<<8)
483 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_32		 (2L<<8)
484 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_64		 (3L<<8)
485 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_128		 (4L<<8)
486 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_256		 (5L<<8)
487 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_512		 (6L<<8)
488 #define BNX2_PCI_CONFIG_1_READ_BOUNDARY_1024		 (7L<<8)
489 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY		 (0x7L<<11)
490 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_OFF		 (0L<<11)
491 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_16		 (1L<<11)
492 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_32		 (2L<<11)
493 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_64		 (3L<<11)
494 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_128		 (4L<<11)
495 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_256		 (5L<<11)
496 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_512		 (6L<<11)
497 #define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_1024		 (7L<<11)
498 #define BNX2_PCI_CONFIG_1_RESERVED1			 (0x3ffffL<<14)
499 
500 #define BNX2_PCI_CONFIG_2				0x00000408
501 #define BNX2_PCI_CONFIG_2_BAR1_SIZE			 (0xfL<<0)
502 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_DISABLED		 (0L<<0)
503 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_64K			 (1L<<0)
504 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_128K		 (2L<<0)
505 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_256K		 (3L<<0)
506 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_512K		 (4L<<0)
507 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_1M			 (5L<<0)
508 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_2M			 (6L<<0)
509 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_4M			 (7L<<0)
510 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_8M			 (8L<<0)
511 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_16M			 (9L<<0)
512 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_32M			 (10L<<0)
513 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_64M			 (11L<<0)
514 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_128M		 (12L<<0)
515 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_256M		 (13L<<0)
516 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_512M		 (14L<<0)
517 #define BNX2_PCI_CONFIG_2_BAR1_SIZE_1G			 (15L<<0)
518 #define BNX2_PCI_CONFIG_2_BAR1_64ENA			 (1L<<4)
519 #define BNX2_PCI_CONFIG_2_EXP_ROM_RETRY			 (1L<<5)
520 #define BNX2_PCI_CONFIG_2_CFG_CYCLE_RETRY		 (1L<<6)
521 #define BNX2_PCI_CONFIG_2_FIRST_CFG_DONE		 (1L<<7)
522 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE			 (0xffL<<8)
523 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED		 (0L<<8)
524 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1K		 (1L<<8)
525 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2K		 (2L<<8)
526 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4K		 (3L<<8)
527 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8K		 (4L<<8)
528 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16K		 (5L<<8)
529 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_32K		 (6L<<8)
530 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_64K		 (7L<<8)
531 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_128K		 (8L<<8)
532 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_256K		 (9L<<8)
533 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_512K		 (10L<<8)
534 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1M		 (11L<<8)
535 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2M		 (12L<<8)
536 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4M		 (13L<<8)
537 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8M		 (14L<<8)
538 #define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16M		 (15L<<8)
539 #define BNX2_PCI_CONFIG_2_MAX_SPLIT_LIMIT		 (0x1fL<<16)
540 #define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT		 (0x3L<<21)
541 #define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_512		 (0L<<21)
542 #define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_1K		 (1L<<21)
543 #define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_2K		 (2L<<21)
544 #define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_4K		 (3L<<21)
545 #define BNX2_PCI_CONFIG_2_FORCE_32_BIT_MSTR		 (1L<<23)
546 #define BNX2_PCI_CONFIG_2_FORCE_32_BIT_TGT		 (1L<<24)
547 #define BNX2_PCI_CONFIG_2_KEEP_REQ_ASSERT		 (1L<<25)
548 #define BNX2_PCI_CONFIG_2_RESERVED0			 (0x3fL<<26)
549 #define BNX2_PCI_CONFIG_2_BAR_PREFETCH_XI		 (1L<<16)
550 #define BNX2_PCI_CONFIG_2_RESERVED0_XI			 (0x7fffL<<17)
551 
552 #define BNX2_PCI_CONFIG_3				0x0000040c
553 #define BNX2_PCI_CONFIG_3_STICKY_BYTE			 (0xffL<<0)
554 #define BNX2_PCI_CONFIG_3_REG_STICKY_BYTE		 (0xffL<<8)
555 #define BNX2_PCI_CONFIG_3_FORCE_PME			 (1L<<24)
556 #define BNX2_PCI_CONFIG_3_PME_STATUS			 (1L<<25)
557 #define BNX2_PCI_CONFIG_3_PME_ENABLE			 (1L<<26)
558 #define BNX2_PCI_CONFIG_3_PM_STATE			 (0x3L<<27)
559 #define BNX2_PCI_CONFIG_3_VAUX_PRESET			 (1L<<30)
560 #define BNX2_PCI_CONFIG_3_PCI_POWER			 (1L<<31)
561 
562 #define BNX2_PCI_PM_DATA_A				0x00000410
563 #define BNX2_PCI_PM_DATA_A_PM_DATA_0_PRG		 (0xffL<<0)
564 #define BNX2_PCI_PM_DATA_A_PM_DATA_1_PRG		 (0xffL<<8)
565 #define BNX2_PCI_PM_DATA_A_PM_DATA_2_PRG		 (0xffL<<16)
566 #define BNX2_PCI_PM_DATA_A_PM_DATA_3_PRG		 (0xffL<<24)
567 
568 #define BNX2_PCI_PM_DATA_B				0x00000414
569 #define BNX2_PCI_PM_DATA_B_PM_DATA_4_PRG		 (0xffL<<0)
570 #define BNX2_PCI_PM_DATA_B_PM_DATA_5_PRG		 (0xffL<<8)
571 #define BNX2_PCI_PM_DATA_B_PM_DATA_6_PRG		 (0xffL<<16)
572 #define BNX2_PCI_PM_DATA_B_PM_DATA_7_PRG		 (0xffL<<24)
573 
574 #define BNX2_PCI_SWAP_DIAG0				0x00000418
575 #define BNX2_PCI_SWAP_DIAG1				0x0000041c
576 #define BNX2_PCI_EXP_ROM_ADDR				0x00000420
577 #define BNX2_PCI_EXP_ROM_ADDR_ADDRESS			 (0x3fffffL<<2)
578 #define BNX2_PCI_EXP_ROM_ADDR_REQ			 (1L<<31)
579 
580 #define BNX2_PCI_EXP_ROM_DATA				0x00000424
581 #define BNX2_PCI_VPD_INTF				0x00000428
582 #define BNX2_PCI_VPD_INTF_INTF_REQ			 (1L<<0)
583 
584 #define BNX2_PCI_VPD_ADDR_FLAG				0x0000042c
585 #define BNX2_PCI_VPD_ADDR_FLAG_MSK			0x0000ffff
586 #define BNX2_PCI_VPD_ADDR_FLAG_SL			0L
587 #define BNX2_PCI_VPD_ADDR_FLAG_ADDRESS			 (0x1fffL<<2)
588 #define BNX2_PCI_VPD_ADDR_FLAG_WR			 (1L<<15)
589 
590 #define BNX2_PCI_VPD_DATA				0x00000430
591 #define BNX2_PCI_ID_VAL1				0x00000434
592 #define BNX2_PCI_ID_VAL1_DEVICE_ID			 (0xffffL<<0)
593 #define BNX2_PCI_ID_VAL1_VENDOR_ID			 (0xffffL<<16)
594 
595 #define BNX2_PCI_ID_VAL2				0x00000438
596 #define BNX2_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID		 (0xffffL<<0)
597 #define BNX2_PCI_ID_VAL2_SUBSYSTEM_ID			 (0xffffL<<16)
598 
599 #define BNX2_PCI_ID_VAL3				0x0000043c
600 #define BNX2_PCI_ID_VAL3_CLASS_CODE			 (0xffffffL<<0)
601 #define BNX2_PCI_ID_VAL3_REVISION_ID			 (0xffL<<24)
602 
603 #define BNX2_PCI_ID_VAL4				0x00000440
604 #define BNX2_PCI_ID_VAL4_CAP_ENA			 (0xfL<<0)
605 #define BNX2_PCI_ID_VAL4_CAP_ENA_0			 (0L<<0)
606 #define BNX2_PCI_ID_VAL4_CAP_ENA_1			 (1L<<0)
607 #define BNX2_PCI_ID_VAL4_CAP_ENA_2			 (2L<<0)
608 #define BNX2_PCI_ID_VAL4_CAP_ENA_3			 (3L<<0)
609 #define BNX2_PCI_ID_VAL4_CAP_ENA_4			 (4L<<0)
610 #define BNX2_PCI_ID_VAL4_CAP_ENA_5			 (5L<<0)
611 #define BNX2_PCI_ID_VAL4_CAP_ENA_6			 (6L<<0)
612 #define BNX2_PCI_ID_VAL4_CAP_ENA_7			 (7L<<0)
613 #define BNX2_PCI_ID_VAL4_CAP_ENA_8			 (8L<<0)
614 #define BNX2_PCI_ID_VAL4_CAP_ENA_9			 (9L<<0)
615 #define BNX2_PCI_ID_VAL4_CAP_ENA_10			 (10L<<0)
616 #define BNX2_PCI_ID_VAL4_CAP_ENA_11			 (11L<<0)
617 #define BNX2_PCI_ID_VAL4_CAP_ENA_12			 (12L<<0)
618 #define BNX2_PCI_ID_VAL4_CAP_ENA_13			 (13L<<0)
619 #define BNX2_PCI_ID_VAL4_CAP_ENA_14			 (14L<<0)
620 #define BNX2_PCI_ID_VAL4_CAP_ENA_15			 (15L<<0)
621 #define BNX2_PCI_ID_VAL4_RESERVED0			 (0x3L<<4)
622 #define BNX2_PCI_ID_VAL4_PM_SCALE_PRG			 (0x3L<<6)
623 #define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_0			 (0L<<6)
624 #define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_1			 (1L<<6)
625 #define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_2			 (2L<<6)
626 #define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_3			 (3L<<6)
627 #define BNX2_PCI_ID_VAL4_MSI_PV_MASK_CAP		 (1L<<8)
628 #define BNX2_PCI_ID_VAL4_MSI_LIMIT			 (0x7L<<9)
629 #define BNX2_PCI_ID_VAL4_MULTI_MSG_CAP			 (0x7L<<12)
630 #define BNX2_PCI_ID_VAL4_MSI_ENABLE			 (1L<<15)
631 #define BNX2_PCI_ID_VAL4_MAX_64_ADVERTIZE		 (1L<<16)
632 #define BNX2_PCI_ID_VAL4_MAX_133_ADVERTIZE		 (1L<<17)
633 #define BNX2_PCI_ID_VAL4_RESERVED2			 (0x7L<<18)
634 #define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B21	 (0x3L<<21)
635 #define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B21		 (0x3L<<23)
636 #define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B0		 (1L<<25)
637 #define BNX2_PCI_ID_VAL4_MAX_MEM_READ_SIZE_B10		 (0x3L<<26)
638 #define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B0		 (1L<<28)
639 #define BNX2_PCI_ID_VAL4_RESERVED3			 (0x7L<<29)
640 #define BNX2_PCI_ID_VAL4_RESERVED3_XI			 (0xffffL<<16)
641 
642 #define BNX2_PCI_ID_VAL5				0x00000444
643 #define BNX2_PCI_ID_VAL5_D1_SUPPORT			 (1L<<0)
644 #define BNX2_PCI_ID_VAL5_D2_SUPPORT			 (1L<<1)
645 #define BNX2_PCI_ID_VAL5_PME_IN_D0			 (1L<<2)
646 #define BNX2_PCI_ID_VAL5_PME_IN_D1			 (1L<<3)
647 #define BNX2_PCI_ID_VAL5_PME_IN_D2			 (1L<<4)
648 #define BNX2_PCI_ID_VAL5_PME_IN_D3_HOT			 (1L<<5)
649 #define BNX2_PCI_ID_VAL5_RESERVED0_TE			 (0x3ffffffL<<6)
650 #define BNX2_PCI_ID_VAL5_PM_VERSION_XI			 (0x7L<<6)
651 #define BNX2_PCI_ID_VAL5_NO_SOFT_RESET_XI		 (1L<<9)
652 #define BNX2_PCI_ID_VAL5_RESERVED0_XI			 (0x3fffffL<<10)
653 
654 #define BNX2_PCI_PCIX_EXTENDED_STATUS			0x00000448
655 #define BNX2_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP		 (1L<<8)
656 #define BNX2_PCI_PCIX_EXTENDED_STATUS_LONG_BURST	 (1L<<9)
657 #define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS	 (0xfL<<16)
658 #define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX	 (0xffL<<24)
659 
660 #define BNX2_PCI_ID_VAL6				0x0000044c
661 #define BNX2_PCI_ID_VAL6_MAX_LAT			 (0xffL<<0)
662 #define BNX2_PCI_ID_VAL6_MIN_GNT			 (0xffL<<8)
663 #define BNX2_PCI_ID_VAL6_BIST				 (0xffL<<16)
664 #define BNX2_PCI_ID_VAL6_RESERVED0			 (0xffL<<24)
665 
666 #define BNX2_PCI_MSI_DATA				0x00000450
667 #define BNX2_PCI_MSI_DATA_MSI_DATA			 (0xffffL<<0)
668 
669 #define BNX2_PCI_MSI_ADDR_H				0x00000454
670 #define BNX2_PCI_MSI_ADDR_L				0x00000458
671 #define BNX2_PCI_MSI_ADDR_L_VAL				 (0x3fffffffL<<2)
672 
673 #define BNX2_PCI_CFG_ACCESS_CMD				0x0000045c
674 #define BNX2_PCI_CFG_ACCESS_CMD_ADR			 (0x3fL<<2)
675 #define BNX2_PCI_CFG_ACCESS_CMD_RD_REQ			 (1L<<27)
676 #define BNX2_PCI_CFG_ACCESS_CMD_WR_REQ			 (0xfL<<28)
677 
678 #define BNX2_PCI_CFG_ACCESS_DATA			0x00000460
679 #define BNX2_PCI_MSI_MASK				0x00000464
680 #define BNX2_PCI_MSI_MASK_MSI_MASK			 (0xffffffffL<<0)
681 
682 #define BNX2_PCI_MSI_PEND				0x00000468
683 #define BNX2_PCI_MSI_PEND_MSI_PEND			 (0xffffffffL<<0)
684 
685 #define BNX2_PCI_PM_DATA_C				0x0000046c
686 #define BNX2_PCI_PM_DATA_C_PM_DATA_8_PRG		 (0xffL<<0)
687 #define BNX2_PCI_PM_DATA_C_RESERVED0			 (0xffffffL<<8)
688 
689 #define BNX2_PCI_MSIX_CONTROL				0x000004c0
690 #define BNX2_PCI_MSIX_CONTROL_MSIX_TBL_SIZ		 (0x7ffL<<0)
691 #define BNX2_PCI_MSIX_CONTROL_RESERVED0			 (0x1fffffL<<11)
692 
693 #define BNX2_PCI_MSIX_TBL_OFF_BIR			0x000004c4
694 #define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_BIR		 (0x7L<<0)
695 #define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_OFF		 (0x1fffffffL<<3)
696 
697 #define BNX2_PCI_MSIX_PBA_OFF_BIT			0x000004c8
698 #define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_BIR		 (0x7L<<0)
699 #define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_OFF		 (0x1fffffffL<<3)
700 
701 #define BNX2_PCI_PCIE_CAPABILITY			0x000004d0
702 #define BNX2_PCI_PCIE_CAPABILITY_INTERRUPT_MSG_NUM	 (0x1fL<<0)
703 #define BNX2_PCI_PCIE_CAPABILITY_COMPLY_PCIE_1_1	 (1L<<5)
704 
705 #define BNX2_PCI_DEVICE_CAPABILITY			0x000004d4
706 #define BNX2_PCI_DEVICE_CAPABILITY_MAX_PL_SIZ_SUPPORTED	 (0x7L<<0)
707 #define BNX2_PCI_DEVICE_CAPABILITY_EXTENDED_TAG_SUPPORT	 (1L<<5)
708 #define BNX2_PCI_DEVICE_CAPABILITY_L0S_ACCEPTABLE_LATENCY	 (0x7L<<6)
709 #define BNX2_PCI_DEVICE_CAPABILITY_L1_ACCEPTABLE_LATENCY	 (0x7L<<9)
710 #define BNX2_PCI_DEVICE_CAPABILITY_ROLE_BASED_ERR_RPT	 (1L<<15)
711 
712 #define BNX2_PCI_LINK_CAPABILITY			0x000004dc
713 #define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED		 (0xfL<<0)
714 #define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0001	 (1L<<0)
715 #define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0010	 (1L<<0)
716 #define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_WIDTH		 (0x1fL<<4)
717 #define BNX2_PCI_LINK_CAPABILITY_CLK_POWER_MGMT		 (1L<<9)
718 #define BNX2_PCI_LINK_CAPABILITY_ASPM_SUPPORT		 (0x3L<<10)
719 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT		 (0x7L<<12)
720 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_101	 (5L<<12)
721 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_110	 (6L<<12)
722 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT		 (0x7L<<15)
723 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_001	 (1L<<15)
724 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_010	 (2L<<15)
725 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT	 (0x7L<<18)
726 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_101	 (5L<<18)
727 #define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_110	 (6L<<18)
728 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT	 (0x7L<<21)
729 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_001	 (1L<<21)
730 #define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_010	 (2L<<21)
731 #define BNX2_PCI_LINK_CAPABILITY_PORT_NUM		 (0xffL<<24)
732 
733 #define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2		0x000004e4
734 #define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_RANGE_SUPP	 (0xfL<<0)
735 #define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_DISABL_SUPP	 (1L<<4)
736 #define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_RESERVED	 (0x7ffffffL<<5)
737 
738 #define BNX2_PCI_PCIE_LINK_CAPABILITY_2			0x000004e8
739 #define BNX2_PCI_PCIE_LINK_CAPABILITY_2_RESERVED	 (0xffffffffL<<0)
740 
741 #define BNX2_PCI_GRC_WINDOW1_ADDR			0x00000610
742 #define BNX2_PCI_GRC_WINDOW1_ADDR_VALUE			 (0x1ffL<<13)
743 
744 #define BNX2_PCI_GRC_WINDOW2_ADDR			0x00000614
745 #define BNX2_PCI_GRC_WINDOW2_ADDR_VALUE			 (0x1ffL<<13)
746 
747 #define BNX2_PCI_GRC_WINDOW3_ADDR			0x00000618
748 #define BNX2_PCI_GRC_WINDOW3_ADDR_VALUE			 (0x1ffL<<13)
749 
750 #define BNX2_MSIX_TABLE_ADDR				 0x318000
751 #define BNX2_MSIX_PBA_ADDR				 0x31c000
752 
753 /*
754  *  misc_reg definition
755  *  offset: 0x800
756  */
757 #define BNX2_MISC_COMMAND				0x00000800
758 #define BNX2_MISC_COMMAND_ENABLE_ALL			 (1L<<0)
759 #define BNX2_MISC_COMMAND_DISABLE_ALL			 (1L<<1)
760 #define BNX2_MISC_COMMAND_SW_RESET			 (1L<<4)
761 #define BNX2_MISC_COMMAND_POR_RESET			 (1L<<5)
762 #define BNX2_MISC_COMMAND_HD_RESET			 (1L<<6)
763 #define BNX2_MISC_COMMAND_CMN_SW_RESET			 (1L<<7)
764 #define BNX2_MISC_COMMAND_PAR_ERROR			 (1L<<8)
765 #define BNX2_MISC_COMMAND_CS16_ERR			 (1L<<9)
766 #define BNX2_MISC_COMMAND_CS16_ERR_LOC			 (0xfL<<12)
767 #define BNX2_MISC_COMMAND_PAR_ERR_RAM			 (0x7fL<<16)
768 #define BNX2_MISC_COMMAND_POWERDOWN_EVENT		 (1L<<23)
769 #define BNX2_MISC_COMMAND_SW_SHUTDOWN			 (1L<<24)
770 #define BNX2_MISC_COMMAND_SHUTDOWN_EN			 (1L<<25)
771 #define BNX2_MISC_COMMAND_DINTEG_ATTN_EN		 (1L<<26)
772 #define BNX2_MISC_COMMAND_PCIE_LINK_IN_L23		 (1L<<27)
773 #define BNX2_MISC_COMMAND_PCIE_DIS			 (1L<<28)
774 
775 #define BNX2_MISC_CFG					0x00000804
776 #define BNX2_MISC_CFG_GRC_TMOUT				 (1L<<0)
777 #define BNX2_MISC_CFG_NVM_WR_EN				 (0x3L<<1)
778 #define BNX2_MISC_CFG_NVM_WR_EN_PROTECT			 (0L<<1)
779 #define BNX2_MISC_CFG_NVM_WR_EN_PCI			 (1L<<1)
780 #define BNX2_MISC_CFG_NVM_WR_EN_ALLOW			 (2L<<1)
781 #define BNX2_MISC_CFG_NVM_WR_EN_ALLOW2			 (3L<<1)
782 #define BNX2_MISC_CFG_BIST_EN				 (1L<<3)
783 #define BNX2_MISC_CFG_CK25_OUT_ALT_SRC			 (1L<<4)
784 #define BNX2_MISC_CFG_RESERVED5_TE			 (1L<<5)
785 #define BNX2_MISC_CFG_RESERVED6_TE			 (1L<<6)
786 #define BNX2_MISC_CFG_CLK_CTL_OVERRIDE			 (1L<<7)
787 #define BNX2_MISC_CFG_LEDMODE				 (0x7L<<8)
788 #define BNX2_MISC_CFG_LEDMODE_MAC			 (0L<<8)
789 #define BNX2_MISC_CFG_LEDMODE_PHY1_TE			 (1L<<8)
790 #define BNX2_MISC_CFG_LEDMODE_PHY2_TE			 (2L<<8)
791 #define BNX2_MISC_CFG_LEDMODE_PHY3_TE			 (3L<<8)
792 #define BNX2_MISC_CFG_LEDMODE_PHY4_TE			 (4L<<8)
793 #define BNX2_MISC_CFG_LEDMODE_PHY5_TE			 (5L<<8)
794 #define BNX2_MISC_CFG_LEDMODE_PHY6_TE			 (6L<<8)
795 #define BNX2_MISC_CFG_LEDMODE_PHY7_TE			 (7L<<8)
796 #define BNX2_MISC_CFG_MCP_GRC_TMOUT_TE			 (1L<<11)
797 #define BNX2_MISC_CFG_DBU_GRC_TMOUT_TE			 (1L<<12)
798 #define BNX2_MISC_CFG_LEDMODE_XI			 (0xfL<<8)
799 #define BNX2_MISC_CFG_LEDMODE_MAC_XI			 (0L<<8)
800 #define BNX2_MISC_CFG_LEDMODE_PHY1_XI			 (1L<<8)
801 #define BNX2_MISC_CFG_LEDMODE_PHY2_XI			 (2L<<8)
802 #define BNX2_MISC_CFG_LEDMODE_PHY3_XI			 (3L<<8)
803 #define BNX2_MISC_CFG_LEDMODE_MAC2_XI			 (4L<<8)
804 #define BNX2_MISC_CFG_LEDMODE_PHY4_XI			 (5L<<8)
805 #define BNX2_MISC_CFG_LEDMODE_PHY5_XI			 (6L<<8)
806 #define BNX2_MISC_CFG_LEDMODE_PHY6_XI			 (7L<<8)
807 #define BNX2_MISC_CFG_LEDMODE_MAC3_XI			 (8L<<8)
808 #define BNX2_MISC_CFG_LEDMODE_PHY7_XI			 (9L<<8)
809 #define BNX2_MISC_CFG_LEDMODE_PHY8_XI			 (10L<<8)
810 #define BNX2_MISC_CFG_LEDMODE_PHY9_XI			 (11L<<8)
811 #define BNX2_MISC_CFG_LEDMODE_MAC4_XI			 (12L<<8)
812 #define BNX2_MISC_CFG_LEDMODE_PHY10_XI			 (13L<<8)
813 #define BNX2_MISC_CFG_LEDMODE_PHY11_XI			 (14L<<8)
814 #define BNX2_MISC_CFG_LEDMODE_UNUSED_XI			 (15L<<8)
815 #define BNX2_MISC_CFG_PORT_SELECT_XI			 (1L<<13)
816 #define BNX2_MISC_CFG_PARITY_MODE_XI			 (1L<<14)
817 
818 #define BNX2_MISC_ID					0x00000808
819 #define BNX2_MISC_ID_BOND_ID				 (0xfL<<0)
820 #define BNX2_MISC_ID_BOND_ID_X				 (0L<<0)
821 #define BNX2_MISC_ID_BOND_ID_C				 (3L<<0)
822 #define BNX2_MISC_ID_BOND_ID_S				 (12L<<0)
823 #define BNX2_MISC_ID_CHIP_METAL				 (0xffL<<4)
824 #define BNX2_MISC_ID_CHIP_REV				 (0xfL<<12)
825 #define BNX2_MISC_ID_CHIP_NUM				 (0xffffL<<16)
826 
827 #define BNX2_MISC_ENABLE_STATUS_BITS			0x0000080c
828 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE	 (1L<<0)
829 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE	 (1L<<1)
830 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE	 (1L<<2)
831 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE	 (1L<<3)
832 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE	 (1L<<4)
833 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE	 (1L<<5)
834 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE	 (1L<<6)
835 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE	 (1L<<7)
836 #define BNX2_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE	 (1L<<8)
837 #define BNX2_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE	 (1L<<9)
838 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE	 (1L<<10)
839 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE	 (1L<<11)
840 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE	 (1L<<12)
841 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE	 (1L<<13)
842 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE	 (1L<<14)
843 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE	 (1L<<15)
844 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE	 (1L<<16)
845 #define BNX2_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE	 (1L<<17)
846 #define BNX2_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE	 (1L<<18)
847 #define BNX2_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE	 (1L<<19)
848 #define BNX2_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE	 (1L<<20)
849 #define BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE	 (1L<<21)
850 #define BNX2_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE	 (1L<<22)
851 #define BNX2_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE	 (1L<<23)
852 #define BNX2_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE	 (1L<<24)
853 #define BNX2_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE	 (1L<<25)
854 #define BNX2_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE	 (1L<<26)
855 #define BNX2_MISC_ENABLE_STATUS_BITS_UMP_ENABLE		 (1L<<27)
856 #define BNX2_MISC_ENABLE_STATUS_BITS_RV2P_CMD_SCHEDULER_ENABLE	 (1L<<28)
857 #define BNX2_MISC_ENABLE_STATUS_BITS_RSVD_FUTURE_ENABLE	 (0x7L<<29)
858 
859 #define BNX2_MISC_ENABLE_SET_BITS			0x00000810
860 #define BNX2_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE	 (1L<<0)
861 #define BNX2_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE	 (1L<<1)
862 #define BNX2_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE	 (1L<<2)
863 #define BNX2_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE	 (1L<<3)
864 #define BNX2_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE		 (1L<<4)
865 #define BNX2_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE	 (1L<<5)
866 #define BNX2_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE	 (1L<<6)
867 #define BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE	 (1L<<7)
868 #define BNX2_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE	 (1L<<8)
869 #define BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE		 (1L<<9)
870 #define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE	 (1L<<10)
871 #define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE	 (1L<<11)
872 #define BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE	 (1L<<12)
873 #define BNX2_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE	 (1L<<13)
874 #define BNX2_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE	 (1L<<14)
875 #define BNX2_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE		 (1L<<15)
876 #define BNX2_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE	 (1L<<16)
877 #define BNX2_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE		 (1L<<17)
878 #define BNX2_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE	 (1L<<18)
879 #define BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE	 (1L<<19)
880 #define BNX2_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE	 (1L<<20)
881 #define BNX2_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE	 (1L<<21)
882 #define BNX2_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE	 (1L<<22)
883 #define BNX2_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE	 (1L<<23)
884 #define BNX2_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE	 (1L<<24)
885 #define BNX2_MISC_ENABLE_SET_BITS_TIMER_ENABLE		 (1L<<25)
886 #define BNX2_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE	 (1L<<26)
887 #define BNX2_MISC_ENABLE_SET_BITS_UMP_ENABLE		 (1L<<27)
888 #define BNX2_MISC_ENABLE_SET_BITS_RV2P_CMD_SCHEDULER_ENABLE	 (1L<<28)
889 #define BNX2_MISC_ENABLE_SET_BITS_RSVD_FUTURE_ENABLE	 (0x7L<<29)
890 
891 #define BNX2_MISC_ENABLE_CLR_BITS			0x00000814
892 #define BNX2_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE	 (1L<<0)
893 #define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE	 (1L<<1)
894 #define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE	 (1L<<2)
895 #define BNX2_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE	 (1L<<3)
896 #define BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE		 (1L<<4)
897 #define BNX2_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE	 (1L<<5)
898 #define BNX2_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE	 (1L<<6)
899 #define BNX2_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE	 (1L<<7)
900 #define BNX2_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE	 (1L<<8)
901 #define BNX2_MISC_ENABLE_CLR_BITS_EMAC_ENABLE		 (1L<<9)
902 #define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE	 (1L<<10)
903 #define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE	 (1L<<11)
904 #define BNX2_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE	 (1L<<12)
905 #define BNX2_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE	 (1L<<13)
906 #define BNX2_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE	 (1L<<14)
907 #define BNX2_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE		 (1L<<15)
908 #define BNX2_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE	 (1L<<16)
909 #define BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE		 (1L<<17)
910 #define BNX2_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE	 (1L<<18)
911 #define BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE	 (1L<<19)
912 #define BNX2_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE	 (1L<<20)
913 #define BNX2_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE	 (1L<<21)
914 #define BNX2_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE	 (1L<<22)
915 #define BNX2_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE	 (1L<<23)
916 #define BNX2_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE	 (1L<<24)
917 #define BNX2_MISC_ENABLE_CLR_BITS_TIMER_ENABLE		 (1L<<25)
918 #define BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE	 (1L<<26)
919 #define BNX2_MISC_ENABLE_CLR_BITS_UMP_ENABLE		 (1L<<27)
920 #define BNX2_MISC_ENABLE_CLR_BITS_RV2P_CMD_SCHEDULER_ENABLE	 (1L<<28)
921 #define BNX2_MISC_ENABLE_CLR_BITS_RSVD_FUTURE_ENABLE	 (0x7L<<29)
922 
923 #define BNX2_MISC_CLOCK_CONTROL_BITS			0x00000818
924 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET	 (0xfL<<0)
925 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ	 (0L<<0)
926 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ	 (1L<<0)
927 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ	 (2L<<0)
928 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ	 (3L<<0)
929 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ	 (4L<<0)
930 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ	 (5L<<0)
931 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ	 (6L<<0)
932 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ	 (7L<<0)
933 #define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW	 (0xfL<<0)
934 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE	 (1L<<6)
935 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT	 (1L<<7)
936 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC	 (0x7L<<8)
937 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF	 (0L<<8)
938 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12	 (1L<<8)
939 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6	 (2L<<8)
940 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62	 (4L<<8)
941 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED0_XI	 (0x7L<<8)
942 #define BNX2_MISC_CLOCK_CONTROL_BITS_MIN_POWER		 (1L<<11)
943 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED	 (0xfL<<12)
944 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100	 (0L<<12)
945 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80	 (1L<<12)
946 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50	 (2L<<12)
947 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40	 (4L<<12)
948 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25	 (8L<<12)
949 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED1_XI	 (0xfL<<12)
950 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP	 (1L<<16)
951 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_17_TE	 (1L<<17)
952 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_18_TE	 (1L<<18)
953 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_19_TE	 (1L<<19)
954 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_TE	 (0xfffL<<20)
955 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_MGMT_XI	 (1L<<17)
956 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED2_XI	 (0x3fL<<18)
957 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_VCO_XI	 (0x7L<<24)
958 #define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED3_XI	 (1L<<27)
959 #define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_XI	 (0xfL<<28)
960 
961 #define BNX2_MISC_SPIO					0x0000081c
962 #define BNX2_MISC_SPIO_VALUE				 (0xffL<<0)
963 #define BNX2_MISC_SPIO_SET				 (0xffL<<8)
964 #define BNX2_MISC_SPIO_CLR				 (0xffL<<16)
965 #define BNX2_MISC_SPIO_FLOAT				 (0xffL<<24)
966 
967 #define BNX2_MISC_SPIO_INT				0x00000820
968 #define BNX2_MISC_SPIO_INT_INT_STATE_TE			 (0xfL<<0)
969 #define BNX2_MISC_SPIO_INT_OLD_VALUE_TE			 (0xfL<<8)
970 #define BNX2_MISC_SPIO_INT_OLD_SET_TE			 (0xfL<<16)
971 #define BNX2_MISC_SPIO_INT_OLD_CLR_TE			 (0xfL<<24)
972 #define BNX2_MISC_SPIO_INT_INT_STATE_XI			 (0xffL<<0)
973 #define BNX2_MISC_SPIO_INT_OLD_VALUE_XI			 (0xffL<<8)
974 #define BNX2_MISC_SPIO_INT_OLD_SET_XI			 (0xffL<<16)
975 #define BNX2_MISC_SPIO_INT_OLD_CLR_XI			 (0xffL<<24)
976 
977 #define BNX2_MISC_CONFIG_LFSR				0x00000824
978 #define BNX2_MISC_CONFIG_LFSR_DIV			 (0xffffL<<0)
979 
980 #define BNX2_MISC_LFSR_MASK_BITS			0x00000828
981 #define BNX2_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE	 (1L<<0)
982 #define BNX2_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE	 (1L<<1)
983 #define BNX2_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE	 (1L<<2)
984 #define BNX2_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE	 (1L<<3)
985 #define BNX2_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE		 (1L<<4)
986 #define BNX2_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE	 (1L<<5)
987 #define BNX2_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE	 (1L<<6)
988 #define BNX2_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE	 (1L<<7)
989 #define BNX2_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE	 (1L<<8)
990 #define BNX2_MISC_LFSR_MASK_BITS_EMAC_ENABLE		 (1L<<9)
991 #define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE	 (1L<<10)
992 #define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE	 (1L<<11)
993 #define BNX2_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE		 (1L<<12)
994 #define BNX2_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE	 (1L<<13)
995 #define BNX2_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE	 (1L<<14)
996 #define BNX2_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE		 (1L<<15)
997 #define BNX2_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE	 (1L<<16)
998 #define BNX2_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE		 (1L<<17)
999 #define BNX2_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE	 (1L<<18)
1000 #define BNX2_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE	 (1L<<19)
1001 #define BNX2_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE	 (1L<<20)
1002 #define BNX2_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE		 (1L<<21)
1003 #define BNX2_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE	 (1L<<22)
1004 #define BNX2_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE	 (1L<<23)
1005 #define BNX2_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE	 (1L<<24)
1006 #define BNX2_MISC_LFSR_MASK_BITS_TIMER_ENABLE		 (1L<<25)
1007 #define BNX2_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE	 (1L<<26)
1008 #define BNX2_MISC_LFSR_MASK_BITS_UMP_ENABLE		 (1L<<27)
1009 #define BNX2_MISC_LFSR_MASK_BITS_RV2P_CMD_SCHEDULER_ENABLE	 (1L<<28)
1010 #define BNX2_MISC_LFSR_MASK_BITS_RSVD_FUTURE_ENABLE	 (0x7L<<29)
1011 
1012 #define BNX2_MISC_ARB_REQ0				0x0000082c
1013 #define BNX2_MISC_ARB_REQ1				0x00000830
1014 #define BNX2_MISC_ARB_REQ2				0x00000834
1015 #define BNX2_MISC_ARB_REQ3				0x00000838
1016 #define BNX2_MISC_ARB_REQ4				0x0000083c
1017 #define BNX2_MISC_ARB_FREE0				0x00000840
1018 #define BNX2_MISC_ARB_FREE1				0x00000844
1019 #define BNX2_MISC_ARB_FREE2				0x00000848
1020 #define BNX2_MISC_ARB_FREE3				0x0000084c
1021 #define BNX2_MISC_ARB_FREE4				0x00000850
1022 #define BNX2_MISC_ARB_REQ_STATUS0			0x00000854
1023 #define BNX2_MISC_ARB_REQ_STATUS1			0x00000858
1024 #define BNX2_MISC_ARB_REQ_STATUS2			0x0000085c
1025 #define BNX2_MISC_ARB_REQ_STATUS3			0x00000860
1026 #define BNX2_MISC_ARB_REQ_STATUS4			0x00000864
1027 #define BNX2_MISC_ARB_GNT0				0x00000868
1028 #define BNX2_MISC_ARB_GNT0_0				 (0x7L<<0)
1029 #define BNX2_MISC_ARB_GNT0_1				 (0x7L<<4)
1030 #define BNX2_MISC_ARB_GNT0_2				 (0x7L<<8)
1031 #define BNX2_MISC_ARB_GNT0_3				 (0x7L<<12)
1032 #define BNX2_MISC_ARB_GNT0_4				 (0x7L<<16)
1033 #define BNX2_MISC_ARB_GNT0_5				 (0x7L<<20)
1034 #define BNX2_MISC_ARB_GNT0_6				 (0x7L<<24)
1035 #define BNX2_MISC_ARB_GNT0_7				 (0x7L<<28)
1036 
1037 #define BNX2_MISC_ARB_GNT1				0x0000086c
1038 #define BNX2_MISC_ARB_GNT1_8				 (0x7L<<0)
1039 #define BNX2_MISC_ARB_GNT1_9				 (0x7L<<4)
1040 #define BNX2_MISC_ARB_GNT1_10				 (0x7L<<8)
1041 #define BNX2_MISC_ARB_GNT1_11				 (0x7L<<12)
1042 #define BNX2_MISC_ARB_GNT1_12				 (0x7L<<16)
1043 #define BNX2_MISC_ARB_GNT1_13				 (0x7L<<20)
1044 #define BNX2_MISC_ARB_GNT1_14				 (0x7L<<24)
1045 #define BNX2_MISC_ARB_GNT1_15				 (0x7L<<28)
1046 
1047 #define BNX2_MISC_ARB_GNT2				0x00000870
1048 #define BNX2_MISC_ARB_GNT2_16				 (0x7L<<0)
1049 #define BNX2_MISC_ARB_GNT2_17				 (0x7L<<4)
1050 #define BNX2_MISC_ARB_GNT2_18				 (0x7L<<8)
1051 #define BNX2_MISC_ARB_GNT2_19				 (0x7L<<12)
1052 #define BNX2_MISC_ARB_GNT2_20				 (0x7L<<16)
1053 #define BNX2_MISC_ARB_GNT2_21				 (0x7L<<20)
1054 #define BNX2_MISC_ARB_GNT2_22				 (0x7L<<24)
1055 #define BNX2_MISC_ARB_GNT2_23				 (0x7L<<28)
1056 
1057 #define BNX2_MISC_ARB_GNT3				0x00000874
1058 #define BNX2_MISC_ARB_GNT3_24				 (0x7L<<0)
1059 #define BNX2_MISC_ARB_GNT3_25				 (0x7L<<4)
1060 #define BNX2_MISC_ARB_GNT3_26				 (0x7L<<8)
1061 #define BNX2_MISC_ARB_GNT3_27				 (0x7L<<12)
1062 #define BNX2_MISC_ARB_GNT3_28				 (0x7L<<16)
1063 #define BNX2_MISC_ARB_GNT3_29				 (0x7L<<20)
1064 #define BNX2_MISC_ARB_GNT3_30				 (0x7L<<24)
1065 #define BNX2_MISC_ARB_GNT3_31				 (0x7L<<28)
1066 
1067 #define BNX2_MISC_RESERVED1				0x00000878
1068 #define BNX2_MISC_RESERVED1_MISC_RESERVED1_VALUE	 (0x3fL<<0)
1069 
1070 #define BNX2_MISC_RESERVED2				0x0000087c
1071 #define BNX2_MISC_RESERVED2_PCIE_DIS			 (1L<<0)
1072 #define BNX2_MISC_RESERVED2_LINK_IN_L23			 (1L<<1)
1073 
1074 #define BNX2_MISC_SM_ASF_CONTROL			0x00000880
1075 #define BNX2_MISC_SM_ASF_CONTROL_ASF_RST		 (1L<<0)
1076 #define BNX2_MISC_SM_ASF_CONTROL_TSC_EN			 (1L<<1)
1077 #define BNX2_MISC_SM_ASF_CONTROL_WG_TO			 (1L<<2)
1078 #define BNX2_MISC_SM_ASF_CONTROL_HB_TO			 (1L<<3)
1079 #define BNX2_MISC_SM_ASF_CONTROL_PA_TO			 (1L<<4)
1080 #define BNX2_MISC_SM_ASF_CONTROL_PL_TO			 (1L<<5)
1081 #define BNX2_MISC_SM_ASF_CONTROL_RT_TO			 (1L<<6)
1082 #define BNX2_MISC_SM_ASF_CONTROL_SMB_EVENT		 (1L<<7)
1083 #define BNX2_MISC_SM_ASF_CONTROL_STRETCH_EN		 (1L<<8)
1084 #define BNX2_MISC_SM_ASF_CONTROL_STRETCH_PULSE		 (1L<<9)
1085 #define BNX2_MISC_SM_ASF_CONTROL_RES			 (0x3L<<10)
1086 #define BNX2_MISC_SM_ASF_CONTROL_SMB_EN			 (1L<<12)
1087 #define BNX2_MISC_SM_ASF_CONTROL_SMB_BB_EN		 (1L<<13)
1088 #define BNX2_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT	 (1L<<14)
1089 #define BNX2_MISC_SM_ASF_CONTROL_SMB_AUTOREAD		 (1L<<15)
1090 #define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1		 (0x7fL<<16)
1091 #define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2		 (0x7fL<<23)
1092 #define BNX2_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0	 (1L<<30)
1093 #define BNX2_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN		 (1L<<31)
1094 
1095 #define BNX2_MISC_SMB_IN				0x00000884
1096 #define BNX2_MISC_SMB_IN_DAT_IN				 (0xffL<<0)
1097 #define BNX2_MISC_SMB_IN_RDY				 (1L<<8)
1098 #define BNX2_MISC_SMB_IN_DONE				 (1L<<9)
1099 #define BNX2_MISC_SMB_IN_FIRSTBYTE			 (1L<<10)
1100 #define BNX2_MISC_SMB_IN_STATUS				 (0x7L<<11)
1101 #define BNX2_MISC_SMB_IN_STATUS_OK			 (0x0L<<11)
1102 #define BNX2_MISC_SMB_IN_STATUS_PEC			 (0x1L<<11)
1103 #define BNX2_MISC_SMB_IN_STATUS_OFLOW			 (0x2L<<11)
1104 #define BNX2_MISC_SMB_IN_STATUS_STOP			 (0x3L<<11)
1105 #define BNX2_MISC_SMB_IN_STATUS_TIMEOUT			 (0x4L<<11)
1106 
1107 #define BNX2_MISC_SMB_OUT				0x00000888
1108 #define BNX2_MISC_SMB_OUT_DAT_OUT			 (0xffL<<0)
1109 #define BNX2_MISC_SMB_OUT_RDY				 (1L<<8)
1110 #define BNX2_MISC_SMB_OUT_START				 (1L<<9)
1111 #define BNX2_MISC_SMB_OUT_LAST				 (1L<<10)
1112 #define BNX2_MISC_SMB_OUT_ACC_TYPE			 (1L<<11)
1113 #define BNX2_MISC_SMB_OUT_ENB_PEC			 (1L<<12)
1114 #define BNX2_MISC_SMB_OUT_GET_RX_LEN			 (1L<<13)
1115 #define BNX2_MISC_SMB_OUT_SMB_READ_LEN			 (0x3fL<<14)
1116 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS		 (0xfL<<20)
1117 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_OK		 (0L<<20)
1118 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK	 (1L<<20)
1119 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW		 (2L<<20)
1120 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_STOP		 (3L<<20)
1121 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT	 (4L<<20)
1122 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST	 (5L<<20)
1123 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK		 (6L<<20)
1124 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK	 (9L<<20)
1125 #define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST	 (0xdL<<20)
1126 #define BNX2_MISC_SMB_OUT_SMB_OUT_SLAVEMODE		 (1L<<24)
1127 #define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_EN		 (1L<<25)
1128 #define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_IN		 (1L<<26)
1129 #define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_EN		 (1L<<27)
1130 #define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_IN		 (1L<<28)
1131 
1132 #define BNX2_MISC_SMB_WATCHDOG				0x0000088c
1133 #define BNX2_MISC_SMB_WATCHDOG_WATCHDOG			 (0xffffL<<0)
1134 
1135 #define BNX2_MISC_SMB_HEARTBEAT				0x00000890
1136 #define BNX2_MISC_SMB_HEARTBEAT_HEARTBEAT		 (0xffffL<<0)
1137 
1138 #define BNX2_MISC_SMB_POLL_ASF				0x00000894
1139 #define BNX2_MISC_SMB_POLL_ASF_POLL_ASF			 (0xffffL<<0)
1140 
1141 #define BNX2_MISC_SMB_POLL_LEGACY			0x00000898
1142 #define BNX2_MISC_SMB_POLL_LEGACY_POLL_LEGACY		 (0xffffL<<0)
1143 
1144 #define BNX2_MISC_SMB_RETRAN				0x0000089c
1145 #define BNX2_MISC_SMB_RETRAN_RETRAN			 (0xffL<<0)
1146 
1147 #define BNX2_MISC_SMB_TIMESTAMP				0x000008a0
1148 #define BNX2_MISC_SMB_TIMESTAMP_TIMESTAMP		 (0xffffffffL<<0)
1149 
1150 #define BNX2_MISC_PERR_ENA0				0x000008a4
1151 #define BNX2_MISC_PERR_ENA0_COM_MISC_CTXC		 (1L<<0)
1152 #define BNX2_MISC_PERR_ENA0_COM_MISC_REGF		 (1L<<1)
1153 #define BNX2_MISC_PERR_ENA0_COM_MISC_SCPAD		 (1L<<2)
1154 #define BNX2_MISC_PERR_ENA0_CP_MISC_CTXC		 (1L<<3)
1155 #define BNX2_MISC_PERR_ENA0_CP_MISC_REGF		 (1L<<4)
1156 #define BNX2_MISC_PERR_ENA0_CP_MISC_SCPAD		 (1L<<5)
1157 #define BNX2_MISC_PERR_ENA0_CS_MISC_TMEM		 (1L<<6)
1158 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM0		 (1L<<7)
1159 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM1		 (1L<<8)
1160 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM2		 (1L<<9)
1161 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM3		 (1L<<10)
1162 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM4		 (1L<<11)
1163 #define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM5		 (1L<<12)
1164 #define BNX2_MISC_PERR_ENA0_CTX_MISC_PGTBL		 (1L<<13)
1165 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR0		 (1L<<14)
1166 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR1		 (1L<<15)
1167 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR2		 (1L<<16)
1168 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR3		 (1L<<17)
1169 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR4		 (1L<<18)
1170 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW0		 (1L<<19)
1171 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW1		 (1L<<20)
1172 #define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW2		 (1L<<21)
1173 #define BNX2_MISC_PERR_ENA0_HC_MISC_DMA			 (1L<<22)
1174 #define BNX2_MISC_PERR_ENA0_MCP_MISC_REGF		 (1L<<23)
1175 #define BNX2_MISC_PERR_ENA0_MCP_MISC_SCPAD		 (1L<<24)
1176 #define BNX2_MISC_PERR_ENA0_MQ_MISC_CTX			 (1L<<25)
1177 #define BNX2_MISC_PERR_ENA0_RBDC_MISC			 (1L<<26)
1178 #define BNX2_MISC_PERR_ENA0_RBUF_MISC_MB		 (1L<<27)
1179 #define BNX2_MISC_PERR_ENA0_RBUF_MISC_PTR		 (1L<<28)
1180 #define BNX2_MISC_PERR_ENA0_RDE_MISC_RPC		 (1L<<29)
1181 #define BNX2_MISC_PERR_ENA0_RDE_MISC_RPM		 (1L<<30)
1182 #define BNX2_MISC_PERR_ENA0_RV2P_MISC_CB0REGS		 (1L<<31)
1183 #define BNX2_MISC_PERR_ENA0_COM_DMAE_PERR_EN_XI		 (1L<<0)
1184 #define BNX2_MISC_PERR_ENA0_CP_DMAE_PERR_EN_XI		 (1L<<1)
1185 #define BNX2_MISC_PERR_ENA0_RPM_ACPIBEMEM_PERR_EN_XI	 (1L<<2)
1186 #define BNX2_MISC_PERR_ENA0_CTX_USAGE_CNT_PERR_EN_XI	 (1L<<3)
1187 #define BNX2_MISC_PERR_ENA0_CTX_PGTBL_PERR_EN_XI	 (1L<<4)
1188 #define BNX2_MISC_PERR_ENA0_CTX_CACHE_PERR_EN_XI	 (1L<<5)
1189 #define BNX2_MISC_PERR_ENA0_CTX_MIRROR_PERR_EN_XI	 (1L<<6)
1190 #define BNX2_MISC_PERR_ENA0_COM_CTXC_PERR_EN_XI		 (1L<<7)
1191 #define BNX2_MISC_PERR_ENA0_COM_SCPAD_PERR_EN_XI	 (1L<<8)
1192 #define BNX2_MISC_PERR_ENA0_CP_CTXC_PERR_EN_XI		 (1L<<9)
1193 #define BNX2_MISC_PERR_ENA0_CP_SCPAD_PERR_EN_XI		 (1L<<10)
1194 #define BNX2_MISC_PERR_ENA0_RXP_RBUFC_PERR_EN_XI	 (1L<<11)
1195 #define BNX2_MISC_PERR_ENA0_RXP_CTXC_PERR_EN_XI		 (1L<<12)
1196 #define BNX2_MISC_PERR_ENA0_RXP_SCPAD_PERR_EN_XI	 (1L<<13)
1197 #define BNX2_MISC_PERR_ENA0_TPAT_SCPAD_PERR_EN_XI	 (1L<<14)
1198 #define BNX2_MISC_PERR_ENA0_TXP_CTXC_PERR_EN_XI		 (1L<<15)
1199 #define BNX2_MISC_PERR_ENA0_TXP_SCPAD_PERR_EN_XI	 (1L<<16)
1200 #define BNX2_MISC_PERR_ENA0_CS_TMEM_PERR_EN_XI		 (1L<<17)
1201 #define BNX2_MISC_PERR_ENA0_MQ_CTX_PERR_EN_XI		 (1L<<18)
1202 #define BNX2_MISC_PERR_ENA0_RPM_DFIFOMEM_PERR_EN_XI	 (1L<<19)
1203 #define BNX2_MISC_PERR_ENA0_RPC_DFIFOMEM_PERR_EN_XI	 (1L<<20)
1204 #define BNX2_MISC_PERR_ENA0_RBUF_PTRMEM_PERR_EN_XI	 (1L<<21)
1205 #define BNX2_MISC_PERR_ENA0_RBUF_DATAMEM_PERR_EN_XI	 (1L<<22)
1206 #define BNX2_MISC_PERR_ENA0_RV2P_P2IRAM_PERR_EN_XI	 (1L<<23)
1207 #define BNX2_MISC_PERR_ENA0_RV2P_P1IRAM_PERR_EN_XI	 (1L<<24)
1208 #define BNX2_MISC_PERR_ENA0_RV2P_CB1REGS_PERR_EN_XI	 (1L<<25)
1209 #define BNX2_MISC_PERR_ENA0_RV2P_CB0REGS_PERR_EN_XI	 (1L<<26)
1210 #define BNX2_MISC_PERR_ENA0_TPBUF_PERR_EN_XI		 (1L<<27)
1211 #define BNX2_MISC_PERR_ENA0_THBUF_PERR_EN_XI		 (1L<<28)
1212 #define BNX2_MISC_PERR_ENA0_TDMA_PERR_EN_XI		 (1L<<29)
1213 #define BNX2_MISC_PERR_ENA0_TBDC_PERR_EN_XI		 (1L<<30)
1214 #define BNX2_MISC_PERR_ENA0_TSCH_LR_PERR_EN_XI		 (1L<<31)
1215 
1216 #define BNX2_MISC_PERR_ENA1				0x000008a8
1217 #define BNX2_MISC_PERR_ENA1_RV2P_MISC_CB1REGS		 (1L<<0)
1218 #define BNX2_MISC_PERR_ENA1_RV2P_MISC_P1IRAM		 (1L<<1)
1219 #define BNX2_MISC_PERR_ENA1_RV2P_MISC_P2IRAM		 (1L<<2)
1220 #define BNX2_MISC_PERR_ENA1_RXP_MISC_CTXC		 (1L<<3)
1221 #define BNX2_MISC_PERR_ENA1_RXP_MISC_REGF		 (1L<<4)
1222 #define BNX2_MISC_PERR_ENA1_RXP_MISC_SCPAD		 (1L<<5)
1223 #define BNX2_MISC_PERR_ENA1_RXP_MISC_RBUFC		 (1L<<6)
1224 #define BNX2_MISC_PERR_ENA1_TBDC_MISC			 (1L<<7)
1225 #define BNX2_MISC_PERR_ENA1_TDMA_MISC			 (1L<<8)
1226 #define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB0		 (1L<<9)
1227 #define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB1		 (1L<<10)
1228 #define BNX2_MISC_PERR_ENA1_TPAT_MISC_REGF		 (1L<<11)
1229 #define BNX2_MISC_PERR_ENA1_TPAT_MISC_SCPAD		 (1L<<12)
1230 #define BNX2_MISC_PERR_ENA1_TPBUF_MISC_MB		 (1L<<13)
1231 #define BNX2_MISC_PERR_ENA1_TSCH_MISC_LR		 (1L<<14)
1232 #define BNX2_MISC_PERR_ENA1_TXP_MISC_CTXC		 (1L<<15)
1233 #define BNX2_MISC_PERR_ENA1_TXP_MISC_REGF		 (1L<<16)
1234 #define BNX2_MISC_PERR_ENA1_TXP_MISC_SCPAD		 (1L<<17)
1235 #define BNX2_MISC_PERR_ENA1_UMP_MISC_FIORX		 (1L<<18)
1236 #define BNX2_MISC_PERR_ENA1_UMP_MISC_FIOTX		 (1L<<19)
1237 #define BNX2_MISC_PERR_ENA1_UMP_MISC_RX			 (1L<<20)
1238 #define BNX2_MISC_PERR_ENA1_UMP_MISC_TX			 (1L<<21)
1239 #define BNX2_MISC_PERR_ENA1_RDMAQ_MISC			 (1L<<22)
1240 #define BNX2_MISC_PERR_ENA1_CSQ_MISC			 (1L<<23)
1241 #define BNX2_MISC_PERR_ENA1_CPQ_MISC			 (1L<<24)
1242 #define BNX2_MISC_PERR_ENA1_MCPQ_MISC			 (1L<<25)
1243 #define BNX2_MISC_PERR_ENA1_RV2PMQ_MISC			 (1L<<26)
1244 #define BNX2_MISC_PERR_ENA1_RV2PPQ_MISC			 (1L<<27)
1245 #define BNX2_MISC_PERR_ENA1_RV2PTQ_MISC			 (1L<<28)
1246 #define BNX2_MISC_PERR_ENA1_RXPQ_MISC			 (1L<<29)
1247 #define BNX2_MISC_PERR_ENA1_RXPCQ_MISC			 (1L<<30)
1248 #define BNX2_MISC_PERR_ENA1_RLUPQ_MISC			 (1L<<31)
1249 #define BNX2_MISC_PERR_ENA1_RBDC_PERR_EN_XI		 (1L<<0)
1250 #define BNX2_MISC_PERR_ENA1_RDMA_DFIFO_PERR_EN_XI	 (1L<<2)
1251 #define BNX2_MISC_PERR_ENA1_HC_STATS_PERR_EN_XI		 (1L<<3)
1252 #define BNX2_MISC_PERR_ENA1_HC_MSIX_PERR_EN_XI		 (1L<<4)
1253 #define BNX2_MISC_PERR_ENA1_HC_PRODUCSTB_PERR_EN_XI	 (1L<<5)
1254 #define BNX2_MISC_PERR_ENA1_HC_CONSUMSTB_PERR_EN_XI	 (1L<<6)
1255 #define BNX2_MISC_PERR_ENA1_TPATQ_PERR_EN_XI		 (1L<<7)
1256 #define BNX2_MISC_PERR_ENA1_MCPQ_PERR_EN_XI		 (1L<<8)
1257 #define BNX2_MISC_PERR_ENA1_TDMAQ_PERR_EN_XI		 (1L<<9)
1258 #define BNX2_MISC_PERR_ENA1_TXPQ_PERR_EN_XI		 (1L<<10)
1259 #define BNX2_MISC_PERR_ENA1_COMTQ_PERR_EN_XI		 (1L<<11)
1260 #define BNX2_MISC_PERR_ENA1_COMQ_PERR_EN_XI		 (1L<<12)
1261 #define BNX2_MISC_PERR_ENA1_RLUPQ_PERR_EN_XI		 (1L<<13)
1262 #define BNX2_MISC_PERR_ENA1_RXPQ_PERR_EN_XI		 (1L<<14)
1263 #define BNX2_MISC_PERR_ENA1_RV2PPQ_PERR_EN_XI		 (1L<<15)
1264 #define BNX2_MISC_PERR_ENA1_RDMAQ_PERR_EN_XI		 (1L<<16)
1265 #define BNX2_MISC_PERR_ENA1_TASQ_PERR_EN_XI		 (1L<<17)
1266 #define BNX2_MISC_PERR_ENA1_TBDRQ_PERR_EN_XI		 (1L<<18)
1267 #define BNX2_MISC_PERR_ENA1_TSCHQ_PERR_EN_XI		 (1L<<19)
1268 #define BNX2_MISC_PERR_ENA1_COMXQ_PERR_EN_XI		 (1L<<20)
1269 #define BNX2_MISC_PERR_ENA1_RXPCQ_PERR_EN_XI		 (1L<<21)
1270 #define BNX2_MISC_PERR_ENA1_RV2PTQ_PERR_EN_XI		 (1L<<22)
1271 #define BNX2_MISC_PERR_ENA1_RV2PMQ_PERR_EN_XI		 (1L<<23)
1272 #define BNX2_MISC_PERR_ENA1_CPQ_PERR_EN_XI		 (1L<<24)
1273 #define BNX2_MISC_PERR_ENA1_CSQ_PERR_EN_XI		 (1L<<25)
1274 #define BNX2_MISC_PERR_ENA1_RLUP_CID_PERR_EN_XI		 (1L<<26)
1275 #define BNX2_MISC_PERR_ENA1_RV2PCS_TMEM_PERR_EN_XI	 (1L<<27)
1276 #define BNX2_MISC_PERR_ENA1_RV2PCSQ_PERR_EN_XI		 (1L<<28)
1277 #define BNX2_MISC_PERR_ENA1_MQ_IDX_PERR_EN_XI		 (1L<<29)
1278 
1279 #define BNX2_MISC_PERR_ENA2				0x000008ac
1280 #define BNX2_MISC_PERR_ENA2_COMQ_MISC			 (1L<<0)
1281 #define BNX2_MISC_PERR_ENA2_COMXQ_MISC			 (1L<<1)
1282 #define BNX2_MISC_PERR_ENA2_COMTQ_MISC			 (1L<<2)
1283 #define BNX2_MISC_PERR_ENA2_TSCHQ_MISC			 (1L<<3)
1284 #define BNX2_MISC_PERR_ENA2_TBDRQ_MISC			 (1L<<4)
1285 #define BNX2_MISC_PERR_ENA2_TXPQ_MISC			 (1L<<5)
1286 #define BNX2_MISC_PERR_ENA2_TDMAQ_MISC			 (1L<<6)
1287 #define BNX2_MISC_PERR_ENA2_TPATQ_MISC			 (1L<<7)
1288 #define BNX2_MISC_PERR_ENA2_TASQ_MISC			 (1L<<8)
1289 #define BNX2_MISC_PERR_ENA2_TGT_FIFO_PERR_EN_XI		 (1L<<0)
1290 #define BNX2_MISC_PERR_ENA2_UMP_TX_PERR_EN_XI		 (1L<<1)
1291 #define BNX2_MISC_PERR_ENA2_UMP_RX_PERR_EN_XI		 (1L<<2)
1292 #define BNX2_MISC_PERR_ENA2_MCP_ROM_PERR_EN_XI		 (1L<<3)
1293 #define BNX2_MISC_PERR_ENA2_MCP_SCPAD_PERR_EN_XI	 (1L<<4)
1294 #define BNX2_MISC_PERR_ENA2_HB_MEM_PERR_EN_XI		 (1L<<5)
1295 #define BNX2_MISC_PERR_ENA2_PCIE_REPLAY_PERR_EN_XI	 (1L<<6)
1296 
1297 #define BNX2_MISC_DEBUG_VECTOR_SEL			0x000008b0
1298 #define BNX2_MISC_DEBUG_VECTOR_SEL_0			 (0xfffL<<0)
1299 #define BNX2_MISC_DEBUG_VECTOR_SEL_1			 (0xfffL<<12)
1300 #define BNX2_MISC_DEBUG_VECTOR_SEL_1_XI			 (0xfffL<<15)
1301 
1302 #define BNX2_MISC_VREG_CONTROL				0x000008b4
1303 #define BNX2_MISC_VREG_CONTROL_1_2			 (0xfL<<0)
1304 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_XI		 (0xfL<<0)
1305 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS14_XI	 (0L<<0)
1306 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS12_XI	 (1L<<0)
1307 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS10_XI	 (2L<<0)
1308 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS8_XI	 (3L<<0)
1309 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS6_XI	 (4L<<0)
1310 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS4_XI	 (5L<<0)
1311 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS2_XI	 (6L<<0)
1312 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_NOM_XI		 (7L<<0)
1313 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS2_XI	 (8L<<0)
1314 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS4_XI	 (9L<<0)
1315 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS6_XI	 (10L<<0)
1316 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS8_XI	 (11L<<0)
1317 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS10_XI	 (12L<<0)
1318 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS12_XI	 (13L<<0)
1319 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS14_XI	 (14L<<0)
1320 #define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS16_XI	 (15L<<0)
1321 #define BNX2_MISC_VREG_CONTROL_2_5			 (0xfL<<4)
1322 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS14		 (0L<<4)
1323 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS12		 (1L<<4)
1324 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS10		 (2L<<4)
1325 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS8		 (3L<<4)
1326 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS6		 (4L<<4)
1327 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS4		 (5L<<4)
1328 #define BNX2_MISC_VREG_CONTROL_2_5_PLUS2		 (6L<<4)
1329 #define BNX2_MISC_VREG_CONTROL_2_5_NOM			 (7L<<4)
1330 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS2		 (8L<<4)
1331 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS4		 (9L<<4)
1332 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS6		 (10L<<4)
1333 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS8		 (11L<<4)
1334 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS10		 (12L<<4)
1335 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS12		 (13L<<4)
1336 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS14		 (14L<<4)
1337 #define BNX2_MISC_VREG_CONTROL_2_5_MINUS16		 (15L<<4)
1338 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT			 (0xfL<<8)
1339 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS14		 (0L<<8)
1340 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS12		 (1L<<8)
1341 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS10		 (2L<<8)
1342 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS8		 (3L<<8)
1343 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS6		 (4L<<8)
1344 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS4		 (5L<<8)
1345 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS2		 (6L<<8)
1346 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_NOM		 (7L<<8)
1347 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS2		 (8L<<8)
1348 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS4		 (9L<<8)
1349 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS6		 (10L<<8)
1350 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS8		 (11L<<8)
1351 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS10		 (12L<<8)
1352 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS12		 (13L<<8)
1353 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS14		 (14L<<8)
1354 #define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS16		 (15L<<8)
1355 
1356 #define BNX2_MISC_FINAL_CLK_CTL_VAL			0x000008b8
1357 #define BNX2_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL	 (0x3ffffffL<<6)
1358 
1359 #define BNX2_MISC_GP_HW_CTL0				0x000008bc
1360 #define BNX2_MISC_GP_HW_CTL0_TX_DRIVE			 (1L<<0)
1361 #define BNX2_MISC_GP_HW_CTL0_RMII_MODE			 (1L<<1)
1362 #define BNX2_MISC_GP_HW_CTL0_RMII_CRSDV_SEL		 (1L<<2)
1363 #define BNX2_MISC_GP_HW_CTL0_RVMII_MODE			 (1L<<3)
1364 #define BNX2_MISC_GP_HW_CTL0_FLASH_SAMP_SCLK_NEGEDGE_TE	 (1L<<4)
1365 #define BNX2_MISC_GP_HW_CTL0_HIDDEN_REVISION_ID_TE	 (1L<<5)
1366 #define BNX2_MISC_GP_HW_CTL0_HC_CNTL_TMOUT_CTR_RST_TE	 (1L<<6)
1367 #define BNX2_MISC_GP_HW_CTL0_RESERVED1_XI		 (0x7L<<4)
1368 #define BNX2_MISC_GP_HW_CTL0_ENA_CORE_RST_ON_MAIN_PWR_GOING_AWAY	 (1L<<7)
1369 #define BNX2_MISC_GP_HW_CTL0_ENA_SEL_VAUX_B_IN_L2_TE	 (1L<<8)
1370 #define BNX2_MISC_GP_HW_CTL0_GRC_BNK_FREE_FIX_TE	 (1L<<9)
1371 #define BNX2_MISC_GP_HW_CTL0_LED_ACT_SEL_TE		 (1L<<10)
1372 #define BNX2_MISC_GP_HW_CTL0_RESERVED2_XI		 (0x7L<<8)
1373 #define BNX2_MISC_GP_HW_CTL0_UP1_DEF0			 (1L<<11)
1374 #define BNX2_MISC_GP_HW_CTL0_FIBER_MODE_DIS_DEF		 (1L<<12)
1375 #define BNX2_MISC_GP_HW_CTL0_FORCE2500_DEF		 (1L<<13)
1376 #define BNX2_MISC_GP_HW_CTL0_AUTODETECT_DIS_DEF		 (1L<<14)
1377 #define BNX2_MISC_GP_HW_CTL0_PARALLEL_DETECT_DEF	 (1L<<15)
1378 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI		 (0xfL<<16)
1379 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_3MA		 (0L<<16)
1380 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P5MA		 (1L<<16)
1381 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P0MA		 (3L<<16)
1382 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P5MA		 (5L<<16)
1383 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P0MA		 (7L<<16)
1384 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_PWRDN		 (15L<<16)
1385 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE2DIS		 (1L<<20)
1386 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE1DIS		 (1L<<21)
1387 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT		 (0x3L<<22)
1388 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M6P		 (0L<<22)
1389 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M0P		 (1L<<22)
1390 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P0P		 (2L<<22)
1391 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P6P		 (3L<<22)
1392 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT		 (0x3L<<24)
1393 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M6P		 (0L<<24)
1394 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M0P		 (1L<<24)
1395 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P0P		 (2L<<24)
1396 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P6P		 (3L<<24)
1397 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ		 (0x3L<<26)
1398 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_240UA	 (0L<<26)
1399 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_160UA	 (1L<<26)
1400 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_400UA	 (2L<<26)
1401 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_320UA	 (3L<<26)
1402 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ		 (0x3L<<28)
1403 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_240UA	 (0L<<28)
1404 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_160UA	 (1L<<28)
1405 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_400UA	 (2L<<28)
1406 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_320UA	 (3L<<28)
1407 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ		 (0x3L<<30)
1408 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P57	 (0L<<30)
1409 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P45	 (1L<<30)
1410 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P62	 (2L<<30)
1411 #define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P66	 (3L<<30)
1412 
1413 #define BNX2_MISC_GP_HW_CTL1				0x000008c0
1414 #define BNX2_MISC_GP_HW_CTL1_1_ATTN_BTN_PRSNT_TE	 (1L<<0)
1415 #define BNX2_MISC_GP_HW_CTL1_1_ATTN_IND_PRSNT_TE	 (1L<<1)
1416 #define BNX2_MISC_GP_HW_CTL1_1_PWR_IND_PRSNT_TE		 (1L<<2)
1417 #define BNX2_MISC_GP_HW_CTL1_0_PCIE_LOOPBACK_TE		 (1L<<3)
1418 #define BNX2_MISC_GP_HW_CTL1_RESERVED_SOFT_XI		 (0xffffL<<0)
1419 #define BNX2_MISC_GP_HW_CTL1_RESERVED_HARD_XI		 (0xffffL<<16)
1420 
1421 #define BNX2_MISC_NEW_HW_CTL				0x000008c4
1422 #define BNX2_MISC_NEW_HW_CTL_MAIN_POR_BYPASS		 (1L<<0)
1423 #define BNX2_MISC_NEW_HW_CTL_RINGOSC_ENABLE		 (1L<<1)
1424 #define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL0		 (1L<<2)
1425 #define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL1		 (1L<<3)
1426 #define BNX2_MISC_NEW_HW_CTL_RESERVED_SHARED		 (0xfffL<<4)
1427 #define BNX2_MISC_NEW_HW_CTL_RESERVED_SPLIT		 (0xffffL<<16)
1428 
1429 #define BNX2_MISC_NEW_CORE_CTL				0x000008c8
1430 #define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS	 (1L<<0)
1431 #define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ		 (1L<<1)
1432 #define BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE		 (1L<<16)
1433 #define BNX2_MISC_NEW_CORE_CTL_RESERVED_CMN		 (0x3fffL<<2)
1434 #define BNX2_MISC_NEW_CORE_CTL_RESERVED_TC		 (0xffffL<<16)
1435 
1436 #define BNX2_MISC_ECO_HW_CTL				0x000008cc
1437 #define BNX2_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN		 (1L<<0)
1438 #define BNX2_MISC_ECO_HW_CTL_RESERVED_SOFT		 (0x7fffL<<1)
1439 #define BNX2_MISC_ECO_HW_CTL_RESERVED_HARD		 (0xffffL<<16)
1440 
1441 #define BNX2_MISC_ECO_CORE_CTL				0x000008d0
1442 #define BNX2_MISC_ECO_CORE_CTL_RESERVED_SOFT		 (0xffffL<<0)
1443 #define BNX2_MISC_ECO_CORE_CTL_RESERVED_HARD		 (0xffffL<<16)
1444 
1445 #define BNX2_MISC_PPIO					0x000008d4
1446 #define BNX2_MISC_PPIO_VALUE				 (0xfL<<0)
1447 #define BNX2_MISC_PPIO_SET				 (0xfL<<8)
1448 #define BNX2_MISC_PPIO_CLR				 (0xfL<<16)
1449 #define BNX2_MISC_PPIO_FLOAT				 (0xfL<<24)
1450 
1451 #define BNX2_MISC_PPIO_INT				0x000008d8
1452 #define BNX2_MISC_PPIO_INT_INT_STATE			 (0xfL<<0)
1453 #define BNX2_MISC_PPIO_INT_OLD_VALUE			 (0xfL<<8)
1454 #define BNX2_MISC_PPIO_INT_OLD_SET			 (0xfL<<16)
1455 #define BNX2_MISC_PPIO_INT_OLD_CLR			 (0xfL<<24)
1456 
1457 #define BNX2_MISC_RESET_NUMS				0x000008dc
1458 #define BNX2_MISC_RESET_NUMS_NUM_HARD_RESETS		 (0x7L<<0)
1459 #define BNX2_MISC_RESET_NUMS_NUM_PCIE_RESETS		 (0x7L<<4)
1460 #define BNX2_MISC_RESET_NUMS_NUM_PERSTB_RESETS		 (0x7L<<8)
1461 #define BNX2_MISC_RESET_NUMS_NUM_CMN_RESETS		 (0x7L<<12)
1462 #define BNX2_MISC_RESET_NUMS_NUM_PORT_RESETS		 (0x7L<<16)
1463 
1464 #define BNX2_MISC_CS16_ERR				0x000008e0
1465 #define BNX2_MISC_CS16_ERR_ENA_PCI			 (1L<<0)
1466 #define BNX2_MISC_CS16_ERR_ENA_RDMA			 (1L<<1)
1467 #define BNX2_MISC_CS16_ERR_ENA_TDMA			 (1L<<2)
1468 #define BNX2_MISC_CS16_ERR_ENA_EMAC			 (1L<<3)
1469 #define BNX2_MISC_CS16_ERR_ENA_CTX			 (1L<<4)
1470 #define BNX2_MISC_CS16_ERR_ENA_TBDR			 (1L<<5)
1471 #define BNX2_MISC_CS16_ERR_ENA_RBDC			 (1L<<6)
1472 #define BNX2_MISC_CS16_ERR_ENA_COM			 (1L<<7)
1473 #define BNX2_MISC_CS16_ERR_ENA_CP			 (1L<<8)
1474 #define BNX2_MISC_CS16_ERR_STA_PCI			 (1L<<16)
1475 #define BNX2_MISC_CS16_ERR_STA_RDMA			 (1L<<17)
1476 #define BNX2_MISC_CS16_ERR_STA_TDMA			 (1L<<18)
1477 #define BNX2_MISC_CS16_ERR_STA_EMAC			 (1L<<19)
1478 #define BNX2_MISC_CS16_ERR_STA_CTX			 (1L<<20)
1479 #define BNX2_MISC_CS16_ERR_STA_TBDR			 (1L<<21)
1480 #define BNX2_MISC_CS16_ERR_STA_RBDC			 (1L<<22)
1481 #define BNX2_MISC_CS16_ERR_STA_COM			 (1L<<23)
1482 #define BNX2_MISC_CS16_ERR_STA_CP			 (1L<<24)
1483 
1484 #define BNX2_MISC_SPIO_EVENT				0x000008e4
1485 #define BNX2_MISC_SPIO_EVENT_ENABLE			 (0xffL<<0)
1486 
1487 #define BNX2_MISC_PPIO_EVENT				0x000008e8
1488 #define BNX2_MISC_PPIO_EVENT_ENABLE			 (0xfL<<0)
1489 
1490 #define BNX2_MISC_DUAL_MEDIA_CTRL			0x000008ec
1491 #define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID		 (0xffL<<0)
1492 #define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_X		 (0L<<0)
1493 #define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C		 (3L<<0)
1494 #define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S		 (12L<<0)
1495 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP	 (0x7L<<8)
1496 #define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN		 (1L<<11)
1497 #define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET	 (1L<<12)
1498 #define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET	 (1L<<13)
1499 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET		 (1L<<14)
1500 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET		 (1L<<15)
1501 #define BNX2_MISC_DUAL_MEDIA_CTRL_LCPLL_RST		 (1L<<16)
1502 #define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_RST		 (1L<<17)
1503 #define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_RST		 (1L<<18)
1504 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_RST		 (1L<<19)
1505 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_RST		 (1L<<20)
1506 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL		 (0x7L<<21)
1507 #define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP		 (1L<<24)
1508 #define BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE	 (1L<<25)
1509 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ	 (0xfL<<26)
1510 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ	 (1L<<26)
1511 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ	 (2L<<26)
1512 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ	 (4L<<26)
1513 #define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ	 (8L<<26)
1514 
1515 #define BNX2_MISC_OTP_CMD1				0x000008f0
1516 #define BNX2_MISC_OTP_CMD1_FMODE			 (0x7L<<0)
1517 #define BNX2_MISC_OTP_CMD1_FMODE_IDLE			 (0L<<0)
1518 #define BNX2_MISC_OTP_CMD1_FMODE_WRITE			 (1L<<0)
1519 #define BNX2_MISC_OTP_CMD1_FMODE_INIT			 (2L<<0)
1520 #define BNX2_MISC_OTP_CMD1_FMODE_SET			 (3L<<0)
1521 #define BNX2_MISC_OTP_CMD1_FMODE_RST			 (4L<<0)
1522 #define BNX2_MISC_OTP_CMD1_FMODE_VERIFY			 (5L<<0)
1523 #define BNX2_MISC_OTP_CMD1_FMODE_RESERVED0		 (6L<<0)
1524 #define BNX2_MISC_OTP_CMD1_FMODE_RESERVED1		 (7L<<0)
1525 #define BNX2_MISC_OTP_CMD1_USEPINS			 (1L<<8)
1526 #define BNX2_MISC_OTP_CMD1_PROGSEL			 (1L<<9)
1527 #define BNX2_MISC_OTP_CMD1_PROGSTART			 (1L<<10)
1528 #define BNX2_MISC_OTP_CMD1_PCOUNT			 (0x7L<<16)
1529 #define BNX2_MISC_OTP_CMD1_PBYP				 (1L<<19)
1530 #define BNX2_MISC_OTP_CMD1_VSEL				 (0xfL<<20)
1531 #define BNX2_MISC_OTP_CMD1_TM				 (0x7L<<27)
1532 #define BNX2_MISC_OTP_CMD1_SADBYP			 (1L<<30)
1533 #define BNX2_MISC_OTP_CMD1_DEBUG			 (1L<<31)
1534 
1535 #define BNX2_MISC_OTP_CMD2				0x000008f4
1536 #define BNX2_MISC_OTP_CMD2_OTP_ROM_ADDR			 (0x3ffL<<0)
1537 #define BNX2_MISC_OTP_CMD2_DOSEL			 (0x7fL<<16)
1538 #define BNX2_MISC_OTP_CMD2_DOSEL_0			 (0L<<16)
1539 #define BNX2_MISC_OTP_CMD2_DOSEL_1			 (1L<<16)
1540 #define BNX2_MISC_OTP_CMD2_DOSEL_127			 (127L<<16)
1541 
1542 #define BNX2_MISC_OTP_STATUS				0x000008f8
1543 #define BNX2_MISC_OTP_STATUS_DATA			 (0xffL<<0)
1544 #define BNX2_MISC_OTP_STATUS_VALID			 (1L<<8)
1545 #define BNX2_MISC_OTP_STATUS_BUSY			 (1L<<9)
1546 #define BNX2_MISC_OTP_STATUS_BUSYSM			 (1L<<10)
1547 #define BNX2_MISC_OTP_STATUS_DONE			 (1L<<11)
1548 
1549 #define BNX2_MISC_OTP_SHIFT1_CMD			0x000008fc
1550 #define BNX2_MISC_OTP_SHIFT1_CMD_RESET_MODE_N		 (1L<<0)
1551 #define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_DONE		 (1L<<1)
1552 #define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_START		 (1L<<2)
1553 #define BNX2_MISC_OTP_SHIFT1_CMD_LOAD_DATA		 (1L<<3)
1554 #define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_SELECT		 (0x1fL<<8)
1555 
1556 #define BNX2_MISC_OTP_SHIFT1_DATA			0x00000900
1557 #define BNX2_MISC_OTP_SHIFT2_CMD			0x00000904
1558 #define BNX2_MISC_OTP_SHIFT2_CMD_RESET_MODE_N		 (1L<<0)
1559 #define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_DONE		 (1L<<1)
1560 #define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_START		 (1L<<2)
1561 #define BNX2_MISC_OTP_SHIFT2_CMD_LOAD_DATA		 (1L<<3)
1562 #define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_SELECT		 (0x1fL<<8)
1563 
1564 #define BNX2_MISC_OTP_SHIFT2_DATA			0x00000908
1565 #define BNX2_MISC_BIST_CS0				0x0000090c
1566 #define BNX2_MISC_BIST_CS0_MBIST_EN			 (1L<<0)
1567 #define BNX2_MISC_BIST_CS0_BIST_SETUP			 (0x3L<<1)
1568 #define BNX2_MISC_BIST_CS0_MBIST_ASYNC_RESET		 (1L<<3)
1569 #define BNX2_MISC_BIST_CS0_MBIST_DONE			 (1L<<8)
1570 #define BNX2_MISC_BIST_CS0_MBIST_GO			 (1L<<9)
1571 #define BNX2_MISC_BIST_CS0_BIST_OVERRIDE		 (1L<<31)
1572 
1573 #define BNX2_MISC_BIST_MEMSTATUS0			0x00000910
1574 #define BNX2_MISC_BIST_CS1				0x00000914
1575 #define BNX2_MISC_BIST_CS1_MBIST_EN			 (1L<<0)
1576 #define BNX2_MISC_BIST_CS1_BIST_SETUP			 (0x3L<<1)
1577 #define BNX2_MISC_BIST_CS1_MBIST_ASYNC_RESET		 (1L<<3)
1578 #define BNX2_MISC_BIST_CS1_MBIST_DONE			 (1L<<8)
1579 #define BNX2_MISC_BIST_CS1_MBIST_GO			 (1L<<9)
1580 
1581 #define BNX2_MISC_BIST_MEMSTATUS1			0x00000918
1582 #define BNX2_MISC_BIST_CS2				0x0000091c
1583 #define BNX2_MISC_BIST_CS2_MBIST_EN			 (1L<<0)
1584 #define BNX2_MISC_BIST_CS2_BIST_SETUP			 (0x3L<<1)
1585 #define BNX2_MISC_BIST_CS2_MBIST_ASYNC_RESET		 (1L<<3)
1586 #define BNX2_MISC_BIST_CS2_MBIST_DONE			 (1L<<8)
1587 #define BNX2_MISC_BIST_CS2_MBIST_GO			 (1L<<9)
1588 
1589 #define BNX2_MISC_BIST_MEMSTATUS2			0x00000920
1590 #define BNX2_MISC_BIST_CS3				0x00000924
1591 #define BNX2_MISC_BIST_CS3_MBIST_EN			 (1L<<0)
1592 #define BNX2_MISC_BIST_CS3_BIST_SETUP			 (0x3L<<1)
1593 #define BNX2_MISC_BIST_CS3_MBIST_ASYNC_RESET		 (1L<<3)
1594 #define BNX2_MISC_BIST_CS3_MBIST_DONE			 (1L<<8)
1595 #define BNX2_MISC_BIST_CS3_MBIST_GO			 (1L<<9)
1596 
1597 #define BNX2_MISC_BIST_MEMSTATUS3			0x00000928
1598 #define BNX2_MISC_BIST_CS4				0x0000092c
1599 #define BNX2_MISC_BIST_CS4_MBIST_EN			 (1L<<0)
1600 #define BNX2_MISC_BIST_CS4_BIST_SETUP			 (0x3L<<1)
1601 #define BNX2_MISC_BIST_CS4_MBIST_ASYNC_RESET		 (1L<<3)
1602 #define BNX2_MISC_BIST_CS4_MBIST_DONE			 (1L<<8)
1603 #define BNX2_MISC_BIST_CS4_MBIST_GO			 (1L<<9)
1604 
1605 #define BNX2_MISC_BIST_MEMSTATUS4			0x00000930
1606 #define BNX2_MISC_BIST_CS5				0x00000934
1607 #define BNX2_MISC_BIST_CS5_MBIST_EN			 (1L<<0)
1608 #define BNX2_MISC_BIST_CS5_BIST_SETUP			 (0x3L<<1)
1609 #define BNX2_MISC_BIST_CS5_MBIST_ASYNC_RESET		 (1L<<3)
1610 #define BNX2_MISC_BIST_CS5_MBIST_DONE			 (1L<<8)
1611 #define BNX2_MISC_BIST_CS5_MBIST_GO			 (1L<<9)
1612 
1613 #define BNX2_MISC_BIST_MEMSTATUS5			0x00000938
1614 #define BNX2_MISC_MEM_TM0				0x0000093c
1615 #define BNX2_MISC_MEM_TM0_PCIE_REPLAY_TM		 (0xfL<<0)
1616 #define BNX2_MISC_MEM_TM0_MCP_SCPAD			 (0xfL<<8)
1617 #define BNX2_MISC_MEM_TM0_UMP_TM			 (0xffL<<16)
1618 #define BNX2_MISC_MEM_TM0_HB_MEM_TM			 (0xfL<<24)
1619 
1620 #define BNX2_MISC_USPLL_CTRL				0x00000940
1621 #define BNX2_MISC_USPLL_CTRL_PH_DET_DIS			 (1L<<0)
1622 #define BNX2_MISC_USPLL_CTRL_FREQ_DET_DIS		 (1L<<1)
1623 #define BNX2_MISC_USPLL_CTRL_LCPX			 (0x3fL<<2)
1624 #define BNX2_MISC_USPLL_CTRL_RX				 (0x3L<<8)
1625 #define BNX2_MISC_USPLL_CTRL_VC_EN			 (1L<<10)
1626 #define BNX2_MISC_USPLL_CTRL_VCO_MG			 (0x3L<<11)
1627 #define BNX2_MISC_USPLL_CTRL_KVCO_XF			 (0x7L<<13)
1628 #define BNX2_MISC_USPLL_CTRL_KVCO_XS			 (0x7L<<16)
1629 #define BNX2_MISC_USPLL_CTRL_TESTD_EN			 (1L<<19)
1630 #define BNX2_MISC_USPLL_CTRL_TESTD_SEL			 (0x7L<<20)
1631 #define BNX2_MISC_USPLL_CTRL_TESTA_EN			 (1L<<23)
1632 #define BNX2_MISC_USPLL_CTRL_TESTA_SEL			 (0x3L<<24)
1633 #define BNX2_MISC_USPLL_CTRL_ATTEN_FREF			 (1L<<26)
1634 #define BNX2_MISC_USPLL_CTRL_DIGITAL_RST		 (1L<<27)
1635 #define BNX2_MISC_USPLL_CTRL_ANALOG_RST			 (1L<<28)
1636 #define BNX2_MISC_USPLL_CTRL_LOCK			 (1L<<29)
1637 
1638 #define BNX2_MISC_PERR_STATUS0				0x00000944
1639 #define BNX2_MISC_PERR_STATUS0_COM_DMAE_PERR		 (1L<<0)
1640 #define BNX2_MISC_PERR_STATUS0_CP_DMAE_PERR		 (1L<<1)
1641 #define BNX2_MISC_PERR_STATUS0_RPM_ACPIBEMEM_PERR	 (1L<<2)
1642 #define BNX2_MISC_PERR_STATUS0_CTX_USAGE_CNT_PERR	 (1L<<3)
1643 #define BNX2_MISC_PERR_STATUS0_CTX_PGTBL_PERR		 (1L<<4)
1644 #define BNX2_MISC_PERR_STATUS0_CTX_CACHE_PERR		 (1L<<5)
1645 #define BNX2_MISC_PERR_STATUS0_CTX_MIRROR_PERR		 (1L<<6)
1646 #define BNX2_MISC_PERR_STATUS0_COM_CTXC_PERR		 (1L<<7)
1647 #define BNX2_MISC_PERR_STATUS0_COM_SCPAD_PERR		 (1L<<8)
1648 #define BNX2_MISC_PERR_STATUS0_CP_CTXC_PERR		 (1L<<9)
1649 #define BNX2_MISC_PERR_STATUS0_CP_SCPAD_PERR		 (1L<<10)
1650 #define BNX2_MISC_PERR_STATUS0_RXP_RBUFC_PERR		 (1L<<11)
1651 #define BNX2_MISC_PERR_STATUS0_RXP_CTXC_PERR		 (1L<<12)
1652 #define BNX2_MISC_PERR_STATUS0_RXP_SCPAD_PERR		 (1L<<13)
1653 #define BNX2_MISC_PERR_STATUS0_TPAT_SCPAD_PERR		 (1L<<14)
1654 #define BNX2_MISC_PERR_STATUS0_TXP_CTXC_PERR		 (1L<<15)
1655 #define BNX2_MISC_PERR_STATUS0_TXP_SCPAD_PERR		 (1L<<16)
1656 #define BNX2_MISC_PERR_STATUS0_CS_TMEM_PERR		 (1L<<17)
1657 #define BNX2_MISC_PERR_STATUS0_MQ_CTX_PERR		 (1L<<18)
1658 #define BNX2_MISC_PERR_STATUS0_RPM_DFIFOMEM_PERR	 (1L<<19)
1659 #define BNX2_MISC_PERR_STATUS0_RPC_DFIFOMEM_PERR	 (1L<<20)
1660 #define BNX2_MISC_PERR_STATUS0_RBUF_PTRMEM_PERR		 (1L<<21)
1661 #define BNX2_MISC_PERR_STATUS0_RBUF_DATAMEM_PERR	 (1L<<22)
1662 #define BNX2_MISC_PERR_STATUS0_RV2P_P2IRAM_PERR		 (1L<<23)
1663 #define BNX2_MISC_PERR_STATUS0_RV2P_P1IRAM_PERR		 (1L<<24)
1664 #define BNX2_MISC_PERR_STATUS0_RV2P_CB1REGS_PERR	 (1L<<25)
1665 #define BNX2_MISC_PERR_STATUS0_RV2P_CB0REGS_PERR	 (1L<<26)
1666 #define BNX2_MISC_PERR_STATUS0_TPBUF_PERR		 (1L<<27)
1667 #define BNX2_MISC_PERR_STATUS0_THBUF_PERR		 (1L<<28)
1668 #define BNX2_MISC_PERR_STATUS0_TDMA_PERR		 (1L<<29)
1669 #define BNX2_MISC_PERR_STATUS0_TBDC_PERR		 (1L<<30)
1670 #define BNX2_MISC_PERR_STATUS0_TSCH_LR_PERR		 (1L<<31)
1671 
1672 #define BNX2_MISC_PERR_STATUS1				0x00000948
1673 #define BNX2_MISC_PERR_STATUS1_RBDC_PERR		 (1L<<0)
1674 #define BNX2_MISC_PERR_STATUS1_RDMA_DFIFO_PERR		 (1L<<2)
1675 #define BNX2_MISC_PERR_STATUS1_HC_STATS_PERR		 (1L<<3)
1676 #define BNX2_MISC_PERR_STATUS1_HC_MSIX_PERR		 (1L<<4)
1677 #define BNX2_MISC_PERR_STATUS1_HC_PRODUCSTB_PERR	 (1L<<5)
1678 #define BNX2_MISC_PERR_STATUS1_HC_CONSUMSTB_PERR	 (1L<<6)
1679 #define BNX2_MISC_PERR_STATUS1_TPATQ_PERR		 (1L<<7)
1680 #define BNX2_MISC_PERR_STATUS1_MCPQ_PERR		 (1L<<8)
1681 #define BNX2_MISC_PERR_STATUS1_TDMAQ_PERR		 (1L<<9)
1682 #define BNX2_MISC_PERR_STATUS1_TXPQ_PERR		 (1L<<10)
1683 #define BNX2_MISC_PERR_STATUS1_COMTQ_PERR		 (1L<<11)
1684 #define BNX2_MISC_PERR_STATUS1_COMQ_PERR		 (1L<<12)
1685 #define BNX2_MISC_PERR_STATUS1_RLUPQ_PERR		 (1L<<13)
1686 #define BNX2_MISC_PERR_STATUS1_RXPQ_PERR		 (1L<<14)
1687 #define BNX2_MISC_PERR_STATUS1_RV2PPQ_PERR		 (1L<<15)
1688 #define BNX2_MISC_PERR_STATUS1_RDMAQ_PERR		 (1L<<16)
1689 #define BNX2_MISC_PERR_STATUS1_TASQ_PERR		 (1L<<17)
1690 #define BNX2_MISC_PERR_STATUS1_TBDRQ_PERR		 (1L<<18)
1691 #define BNX2_MISC_PERR_STATUS1_TSCHQ_PERR		 (1L<<19)
1692 #define BNX2_MISC_PERR_STATUS1_COMXQ_PERR		 (1L<<20)
1693 #define BNX2_MISC_PERR_STATUS1_RXPCQ_PERR		 (1L<<21)
1694 #define BNX2_MISC_PERR_STATUS1_RV2PTQ_PERR		 (1L<<22)
1695 #define BNX2_MISC_PERR_STATUS1_RV2PMQ_PERR		 (1L<<23)
1696 #define BNX2_MISC_PERR_STATUS1_CPQ_PERR			 (1L<<24)
1697 #define BNX2_MISC_PERR_STATUS1_CSQ_PERR			 (1L<<25)
1698 #define BNX2_MISC_PERR_STATUS1_RLUP_CID_PERR		 (1L<<26)
1699 #define BNX2_MISC_PERR_STATUS1_RV2PCS_TMEM_PERR		 (1L<<27)
1700 #define BNX2_MISC_PERR_STATUS1_RV2PCSQ_PERR		 (1L<<28)
1701 #define BNX2_MISC_PERR_STATUS1_MQ_IDX_PERR		 (1L<<29)
1702 
1703 #define BNX2_MISC_PERR_STATUS2				0x0000094c
1704 #define BNX2_MISC_PERR_STATUS2_TGT_FIFO_PERR		 (1L<<0)
1705 #define BNX2_MISC_PERR_STATUS2_UMP_TX_PERR		 (1L<<1)
1706 #define BNX2_MISC_PERR_STATUS2_UMP_RX_PERR		 (1L<<2)
1707 #define BNX2_MISC_PERR_STATUS2_MCP_ROM_PERR		 (1L<<3)
1708 #define BNX2_MISC_PERR_STATUS2_MCP_SCPAD_PERR		 (1L<<4)
1709 #define BNX2_MISC_PERR_STATUS2_HB_MEM_PERR		 (1L<<5)
1710 #define BNX2_MISC_PERR_STATUS2_PCIE_REPLAY_PERR		 (1L<<6)
1711 
1712 #define BNX2_MISC_LCPLL_CTRL0				0x00000950
1713 #define BNX2_MISC_LCPLL_CTRL0_OAC			 (0x7L<<0)
1714 #define BNX2_MISC_LCPLL_CTRL0_OAC_NEGTWENTY		 (0L<<0)
1715 #define BNX2_MISC_LCPLL_CTRL0_OAC_ZERO			 (1L<<0)
1716 #define BNX2_MISC_LCPLL_CTRL0_OAC_TWENTY		 (3L<<0)
1717 #define BNX2_MISC_LCPLL_CTRL0_OAC_FORTY			 (7L<<0)
1718 #define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL			 (0x7L<<3)
1719 #define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_360		 (0L<<3)
1720 #define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_480		 (1L<<3)
1721 #define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_600		 (3L<<3)
1722 #define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_720		 (7L<<3)
1723 #define BNX2_MISC_LCPLL_CTRL0_BIAS_CTRL			 (0x3L<<6)
1724 #define BNX2_MISC_LCPLL_CTRL0_PLL_OBSERVE		 (0x7L<<8)
1725 #define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL			 (0x3L<<11)
1726 #define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_0		 (0L<<11)
1727 #define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_1		 (1L<<11)
1728 #define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_2		 (2L<<11)
1729 #define BNX2_MISC_LCPLL_CTRL0_PLLSEQSTART		 (1L<<13)
1730 #define BNX2_MISC_LCPLL_CTRL0_RESERVED			 (1L<<14)
1731 #define BNX2_MISC_LCPLL_CTRL0_CAPRETRY_EN		 (1L<<15)
1732 #define BNX2_MISC_LCPLL_CTRL0_FREQMONITOR_EN		 (1L<<16)
1733 #define BNX2_MISC_LCPLL_CTRL0_FREQDETRESTART_EN		 (1L<<17)
1734 #define BNX2_MISC_LCPLL_CTRL0_FREQDETRETRY_EN		 (1L<<18)
1735 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE_EN		 (1L<<19)
1736 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE		 (1L<<20)
1737 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFPASS		 (1L<<21)
1738 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE_EN	 (1L<<22)
1739 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE		 (1L<<23)
1740 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS_EN	 (1L<<24)
1741 #define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS		 (1L<<25)
1742 #define BNX2_MISC_LCPLL_CTRL0_CAPRESTART		 (1L<<26)
1743 #define BNX2_MISC_LCPLL_CTRL0_CAPSELECTM_EN		 (1L<<27)
1744 
1745 #define BNX2_MISC_LCPLL_CTRL1				0x00000954
1746 #define BNX2_MISC_LCPLL_CTRL1_CAPSELECTM		 (0x1fL<<0)
1747 #define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN_EN	 (1L<<5)
1748 #define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN		 (1L<<6)
1749 #define BNX2_MISC_LCPLL_CTRL1_SLOWDN_XOR		 (1L<<7)
1750 
1751 #define BNX2_MISC_LCPLL_STATUS				0x00000958
1752 #define BNX2_MISC_LCPLL_STATUS_FREQDONE_SM		 (1L<<0)
1753 #define BNX2_MISC_LCPLL_STATUS_FREQPASS_SM		 (1L<<1)
1754 #define BNX2_MISC_LCPLL_STATUS_PLLSEQDONE		 (1L<<2)
1755 #define BNX2_MISC_LCPLL_STATUS_PLLSEQPASS		 (1L<<3)
1756 #define BNX2_MISC_LCPLL_STATUS_PLLSTATE			 (0x7L<<4)
1757 #define BNX2_MISC_LCPLL_STATUS_CAPSTATE			 (0x7L<<7)
1758 #define BNX2_MISC_LCPLL_STATUS_CAPSELECT		 (0x1fL<<10)
1759 #define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR		 (1L<<15)
1760 #define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_0	 (0L<<15)
1761 #define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_1	 (1L<<15)
1762 
1763 #define BNX2_MISC_OSCFUNDS_CTRL				0x0000095c
1764 #define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON		 (1L<<5)
1765 #define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_OFF		 (0L<<5)
1766 #define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_ON		 (1L<<5)
1767 #define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM		 (0x3L<<6)
1768 #define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_0		 (0L<<6)
1769 #define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_1		 (1L<<6)
1770 #define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_2		 (2L<<6)
1771 #define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_3		 (3L<<6)
1772 #define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ		 (0x3L<<8)
1773 #define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_0		 (0L<<8)
1774 #define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_1		 (1L<<8)
1775 #define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_2		 (2L<<8)
1776 #define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_3		 (3L<<8)
1777 #define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ		 (0x3L<<10)
1778 #define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_0		 (0L<<10)
1779 #define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_1		 (1L<<10)
1780 #define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_2		 (2L<<10)
1781 #define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_3		 (3L<<10)
1782 
1783 
1784 /*
1785  *  nvm_reg definition
1786  *  offset: 0x6400
1787  */
1788 #define BNX2_NVM_COMMAND				0x00006400
1789 #define BNX2_NVM_COMMAND_RST				 (1L<<0)
1790 #define BNX2_NVM_COMMAND_DONE				 (1L<<3)
1791 #define BNX2_NVM_COMMAND_DOIT				 (1L<<4)
1792 #define BNX2_NVM_COMMAND_WR				 (1L<<5)
1793 #define BNX2_NVM_COMMAND_ERASE				 (1L<<6)
1794 #define BNX2_NVM_COMMAND_FIRST				 (1L<<7)
1795 #define BNX2_NVM_COMMAND_LAST				 (1L<<8)
1796 #define BNX2_NVM_COMMAND_WREN				 (1L<<16)
1797 #define BNX2_NVM_COMMAND_WRDI				 (1L<<17)
1798 #define BNX2_NVM_COMMAND_EWSR				 (1L<<18)
1799 #define BNX2_NVM_COMMAND_WRSR				 (1L<<19)
1800 #define BNX2_NVM_COMMAND_RD_ID				 (1L<<20)
1801 #define BNX2_NVM_COMMAND_RD_STATUS			 (1L<<21)
1802 #define BNX2_NVM_COMMAND_MODE_256			 (1L<<22)
1803 
1804 #define BNX2_NVM_STATUS					0x00006404
1805 #define BNX2_NVM_STATUS_PI_FSM_STATE			 (0xfL<<0)
1806 #define BNX2_NVM_STATUS_EE_FSM_STATE			 (0xfL<<4)
1807 #define BNX2_NVM_STATUS_EQ_FSM_STATE			 (0xfL<<8)
1808 #define BNX2_NVM_STATUS_SPI_FSM_STATE_XI		 (0x1fL<<0)
1809 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_IDLE_XI	 (0L<<0)
1810 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD0_XI	 (1L<<0)
1811 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD1_XI	 (2L<<0)
1812 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH0_XI	 (3L<<0)
1813 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH1_XI	 (4L<<0)
1814 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ADDR0_XI	 (5L<<0)
1815 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA0_XI	 (6L<<0)
1816 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA1_XI	 (7L<<0)
1817 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA2_XI	 (8L<<0)
1818 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA0_XI	 (9L<<0)
1819 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA1_XI	 (10L<<0)
1820 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA2_XI	 (11L<<0)
1821 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID0_XI	 (12L<<0)
1822 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID1_XI	 (13L<<0)
1823 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID2_XI	 (14L<<0)
1824 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID3_XI	 (15L<<0)
1825 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID4_XI	 (16L<<0)
1826 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CHECK_BUSY0_XI	 (17L<<0)
1827 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ST_WREN_XI	 (18L<<0)
1828 #define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WAIT_XI	 (19L<<0)
1829 
1830 #define BNX2_NVM_WRITE					0x00006408
1831 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE			 (0xffffffffL<<0)
1832 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG		 (0L<<0)
1833 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EECLK		 (1L<<0)
1834 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EEDATA		 (2L<<0)
1835 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK		 (4L<<0)
1836 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B		 (8L<<0)
1837 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO		 (16L<<0)
1838 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI		 (32L<<0)
1839 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI_XI		 (1L<<0)
1840 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO_XI		 (2L<<0)
1841 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B_XI		 (4L<<0)
1842 #define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK_XI		 (8L<<0)
1843 
1844 #define BNX2_NVM_ADDR					0x0000640c
1845 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE			 (0xffffffL<<0)
1846 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG		 (0L<<0)
1847 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EECLK		 (1L<<0)
1848 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EEDATA		 (2L<<0)
1849 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK		 (4L<<0)
1850 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B		 (8L<<0)
1851 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO			 (16L<<0)
1852 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI			 (32L<<0)
1853 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI_XI		 (1L<<0)
1854 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO_XI		 (2L<<0)
1855 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B_XI		 (4L<<0)
1856 #define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK_XI		 (8L<<0)
1857 
1858 #define BNX2_NVM_READ					0x00006410
1859 #define BNX2_NVM_READ_NVM_READ_VALUE			 (0xffffffffL<<0)
1860 #define BNX2_NVM_READ_NVM_READ_VALUE_BIT_BANG		 (0L<<0)
1861 #define BNX2_NVM_READ_NVM_READ_VALUE_EECLK		 (1L<<0)
1862 #define BNX2_NVM_READ_NVM_READ_VALUE_EEDATA		 (2L<<0)
1863 #define BNX2_NVM_READ_NVM_READ_VALUE_SCLK		 (4L<<0)
1864 #define BNX2_NVM_READ_NVM_READ_VALUE_CS_B		 (8L<<0)
1865 #define BNX2_NVM_READ_NVM_READ_VALUE_SO			 (16L<<0)
1866 #define BNX2_NVM_READ_NVM_READ_VALUE_SI			 (32L<<0)
1867 #define BNX2_NVM_READ_NVM_READ_VALUE_SI_XI		 (1L<<0)
1868 #define BNX2_NVM_READ_NVM_READ_VALUE_SO_XI		 (2L<<0)
1869 #define BNX2_NVM_READ_NVM_READ_VALUE_CS_B_XI		 (4L<<0)
1870 #define BNX2_NVM_READ_NVM_READ_VALUE_SCLK_XI		 (8L<<0)
1871 
1872 #define BNX2_NVM_CFG1					0x00006414
1873 #define BNX2_NVM_CFG1_FLASH_MODE			 (1L<<0)
1874 #define BNX2_NVM_CFG1_BUFFER_MODE			 (1L<<1)
1875 #define BNX2_NVM_CFG1_PASS_MODE				 (1L<<2)
1876 #define BNX2_NVM_CFG1_BITBANG_MODE			 (1L<<3)
1877 #define BNX2_NVM_CFG1_STATUS_BIT			 (0x7L<<4)
1878 #define BNX2_NVM_CFG1_STATUS_BIT_FLASH_RDY		 (0L<<4)
1879 #define BNX2_NVM_CFG1_STATUS_BIT_BUFFER_RDY		 (7L<<4)
1880 #define BNX2_NVM_CFG1_SPI_CLK_DIV			 (0xfL<<7)
1881 #define BNX2_NVM_CFG1_SEE_CLK_DIV			 (0x7ffL<<11)
1882 #define BNX2_NVM_CFG1_STRAP_CONTROL_0			 (1L<<23)
1883 #define BNX2_NVM_CFG1_PROTECT_MODE			 (1L<<24)
1884 #define BNX2_NVM_CFG1_FLASH_SIZE			 (1L<<25)
1885 #define BNX2_NVM_CFG1_FW_USTRAP_1			 (1L<<26)
1886 #define BNX2_NVM_CFG1_FW_USTRAP_0			 (1L<<27)
1887 #define BNX2_NVM_CFG1_FW_USTRAP_2			 (1L<<28)
1888 #define BNX2_NVM_CFG1_FW_USTRAP_3			 (1L<<29)
1889 #define BNX2_NVM_CFG1_FW_FLASH_TYPE_EN			 (1L<<30)
1890 #define BNX2_NVM_CFG1_COMPAT_BYPASSS			 (1L<<31)
1891 
1892 #define BNX2_NVM_CFG2					0x00006418
1893 #define BNX2_NVM_CFG2_ERASE_CMD				 (0xffL<<0)
1894 #define BNX2_NVM_CFG2_DUMMY				 (0xffL<<8)
1895 #define BNX2_NVM_CFG2_STATUS_CMD			 (0xffL<<16)
1896 #define BNX2_NVM_CFG2_READ_ID				 (0xffL<<24)
1897 
1898 #define BNX2_NVM_CFG3					0x0000641c
1899 #define BNX2_NVM_CFG3_BUFFER_RD_CMD			 (0xffL<<0)
1900 #define BNX2_NVM_CFG3_WRITE_CMD				 (0xffL<<8)
1901 #define BNX2_NVM_CFG3_BUFFER_WRITE_CMD			 (0xffL<<16)
1902 #define BNX2_NVM_CFG3_READ_CMD				 (0xffL<<24)
1903 
1904 #define BNX2_NVM_SW_ARB					0x00006420
1905 #define BNX2_NVM_SW_ARB_ARB_REQ_SET0			 (1L<<0)
1906 #define BNX2_NVM_SW_ARB_ARB_REQ_SET1			 (1L<<1)
1907 #define BNX2_NVM_SW_ARB_ARB_REQ_SET2			 (1L<<2)
1908 #define BNX2_NVM_SW_ARB_ARB_REQ_SET3			 (1L<<3)
1909 #define BNX2_NVM_SW_ARB_ARB_REQ_CLR0			 (1L<<4)
1910 #define BNX2_NVM_SW_ARB_ARB_REQ_CLR1			 (1L<<5)
1911 #define BNX2_NVM_SW_ARB_ARB_REQ_CLR2			 (1L<<6)
1912 #define BNX2_NVM_SW_ARB_ARB_REQ_CLR3			 (1L<<7)
1913 #define BNX2_NVM_SW_ARB_ARB_ARB0			 (1L<<8)
1914 #define BNX2_NVM_SW_ARB_ARB_ARB1			 (1L<<9)
1915 #define BNX2_NVM_SW_ARB_ARB_ARB2			 (1L<<10)
1916 #define BNX2_NVM_SW_ARB_ARB_ARB3			 (1L<<11)
1917 #define BNX2_NVM_SW_ARB_REQ0				 (1L<<12)
1918 #define BNX2_NVM_SW_ARB_REQ1				 (1L<<13)
1919 #define BNX2_NVM_SW_ARB_REQ2				 (1L<<14)
1920 #define BNX2_NVM_SW_ARB_REQ3				 (1L<<15)
1921 
1922 #define BNX2_NVM_ACCESS_ENABLE				0x00006424
1923 #define BNX2_NVM_ACCESS_ENABLE_EN			 (1L<<0)
1924 #define BNX2_NVM_ACCESS_ENABLE_WR_EN			 (1L<<1)
1925 
1926 #define BNX2_NVM_WRITE1					0x00006428
1927 #define BNX2_NVM_WRITE1_WREN_CMD			 (0xffL<<0)
1928 #define BNX2_NVM_WRITE1_WRDI_CMD			 (0xffL<<8)
1929 #define BNX2_NVM_WRITE1_SR_DATA				 (0xffL<<16)
1930 
1931 #define BNX2_NVM_CFG4					0x0000642c
1932 #define BNX2_NVM_CFG4_FLASH_SIZE			 (0x7L<<0)
1933 #define BNX2_NVM_CFG4_FLASH_SIZE_1MBIT			 (0L<<0)
1934 #define BNX2_NVM_CFG4_FLASH_SIZE_2MBIT			 (1L<<0)
1935 #define BNX2_NVM_CFG4_FLASH_SIZE_4MBIT			 (2L<<0)
1936 #define BNX2_NVM_CFG4_FLASH_SIZE_8MBIT			 (3L<<0)
1937 #define BNX2_NVM_CFG4_FLASH_SIZE_16MBIT			 (4L<<0)
1938 #define BNX2_NVM_CFG4_FLASH_SIZE_32MBIT			 (5L<<0)
1939 #define BNX2_NVM_CFG4_FLASH_SIZE_64MBIT			 (6L<<0)
1940 #define BNX2_NVM_CFG4_FLASH_SIZE_128MBIT		 (7L<<0)
1941 #define BNX2_NVM_CFG4_FLASH_VENDOR			 (1L<<3)
1942 #define BNX2_NVM_CFG4_FLASH_VENDOR_ST			 (0L<<3)
1943 #define BNX2_NVM_CFG4_FLASH_VENDOR_ATMEL		 (1L<<3)
1944 #define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC		 (0x3L<<4)
1945 #define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT8	 (0L<<4)
1946 #define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT9	 (1L<<4)
1947 #define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT10	 (2L<<4)
1948 #define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT11	 (3L<<4)
1949 #define BNX2_NVM_CFG4_STATUS_BIT_POLARITY		 (1L<<6)
1950 #define BNX2_NVM_CFG4_RESERVED				 (0x1ffffffL<<7)
1951 
1952 #define BNX2_NVM_RECONFIG				0x00006430
1953 #define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE		 (0xfL<<0)
1954 #define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ST		 (0L<<0)
1955 #define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ATMEL	 (1L<<0)
1956 #define BNX2_NVM_RECONFIG_RECONFIG_STRAP_VALUE		 (0xfL<<4)
1957 #define BNX2_NVM_RECONFIG_RESERVED			 (0x7fffffL<<8)
1958 #define BNX2_NVM_RECONFIG_RECONFIG_DONE			 (1L<<31)
1959 
1960 
1961 
1962 /*
1963  *  dma_reg definition
1964  *  offset: 0xc00
1965  */
1966 #define BNX2_DMA_COMMAND				0x00000c00
1967 #define BNX2_DMA_COMMAND_ENABLE				 (1L<<0)
1968 
1969 #define BNX2_DMA_STATUS					0x00000c04
1970 #define BNX2_DMA_STATUS_PAR_ERROR_STATE			 (1L<<0)
1971 #define BNX2_DMA_STATUS_READ_TRANSFERS_STAT		 (1L<<16)
1972 #define BNX2_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT	 (1L<<17)
1973 #define BNX2_DMA_STATUS_BIG_READ_TRANSFERS_STAT		 (1L<<18)
1974 #define BNX2_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT	 (1L<<19)
1975 #define BNX2_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT	 (1L<<20)
1976 #define BNX2_DMA_STATUS_WRITE_TRANSFERS_STAT		 (1L<<21)
1977 #define BNX2_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT	 (1L<<22)
1978 #define BNX2_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT	 (1L<<23)
1979 #define BNX2_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT	 (1L<<24)
1980 #define BNX2_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT	 (1L<<25)
1981 #define BNX2_DMA_STATUS_GLOBAL_ERR_XI			 (1L<<0)
1982 #define BNX2_DMA_STATUS_BME_XI				 (1L<<4)
1983 
1984 #define BNX2_DMA_CONFIG					0x00000c08
1985 #define BNX2_DMA_CONFIG_DATA_BYTE_SWAP			 (1L<<0)
1986 #define BNX2_DMA_CONFIG_DATA_WORD_SWAP			 (1L<<1)
1987 #define BNX2_DMA_CONFIG_CNTL_BYTE_SWAP			 (1L<<4)
1988 #define BNX2_DMA_CONFIG_CNTL_WORD_SWAP			 (1L<<5)
1989 #define BNX2_DMA_CONFIG_ONE_DMA				 (1L<<6)
1990 #define BNX2_DMA_CONFIG_CNTL_TWO_DMA			 (1L<<7)
1991 #define BNX2_DMA_CONFIG_CNTL_FPGA_MODE			 (1L<<8)
1992 #define BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA		 (1L<<10)
1993 #define BNX2_DMA_CONFIG_CNTL_PCI_COMP_DLY		 (1L<<11)
1994 #define BNX2_DMA_CONFIG_NO_RCHANS_IN_USE		 (0xfL<<12)
1995 #define BNX2_DMA_CONFIG_NO_WCHANS_IN_USE		 (0xfL<<16)
1996 #define BNX2_DMA_CONFIG_PCI_CLK_CMP_BITS		 (0x7L<<20)
1997 #define BNX2_DMA_CONFIG_PCI_FAST_CLK_CMP		 (1L<<23)
1998 #define BNX2_DMA_CONFIG_BIG_SIZE			 (0xfL<<24)
1999 #define BNX2_DMA_CONFIG_BIG_SIZE_NONE			 (0x0L<<24)
2000 #define BNX2_DMA_CONFIG_BIG_SIZE_64			 (0x1L<<24)
2001 #define BNX2_DMA_CONFIG_BIG_SIZE_128			 (0x2L<<24)
2002 #define BNX2_DMA_CONFIG_BIG_SIZE_256			 (0x4L<<24)
2003 #define BNX2_DMA_CONFIG_BIG_SIZE_512			 (0x8L<<24)
2004 #define BNX2_DMA_CONFIG_DAT_WBSWAP_MODE_XI		 (0x3L<<0)
2005 #define BNX2_DMA_CONFIG_CTL_WBSWAP_MODE_XI		 (0x3L<<4)
2006 #define BNX2_DMA_CONFIG_MAX_PL_XI			 (0x7L<<12)
2007 #define BNX2_DMA_CONFIG_MAX_PL_128B_XI			 (0L<<12)
2008 #define BNX2_DMA_CONFIG_MAX_PL_256B_XI			 (1L<<12)
2009 #define BNX2_DMA_CONFIG_MAX_PL_512B_XI			 (2L<<12)
2010 #define BNX2_DMA_CONFIG_MAX_PL_EN_XI			 (1L<<15)
2011 #define BNX2_DMA_CONFIG_MAX_RRS_XI			 (0x7L<<16)
2012 #define BNX2_DMA_CONFIG_MAX_RRS_128B_XI			 (0L<<16)
2013 #define BNX2_DMA_CONFIG_MAX_RRS_256B_XI			 (1L<<16)
2014 #define BNX2_DMA_CONFIG_MAX_RRS_512B_XI			 (2L<<16)
2015 #define BNX2_DMA_CONFIG_MAX_RRS_1024B_XI		 (3L<<16)
2016 #define BNX2_DMA_CONFIG_MAX_RRS_2048B_XI		 (4L<<16)
2017 #define BNX2_DMA_CONFIG_MAX_RRS_4096B_XI		 (5L<<16)
2018 #define BNX2_DMA_CONFIG_MAX_RRS_EN_XI			 (1L<<19)
2019 #define BNX2_DMA_CONFIG_NO_64SWAP_EN_XI			 (1L<<31)
2020 
2021 #define BNX2_DMA_BLACKOUT				0x00000c0c
2022 #define BNX2_DMA_BLACKOUT_RD_RETRY_BLACKOUT		 (0xffL<<0)
2023 #define BNX2_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT		 (0xffL<<8)
2024 #define BNX2_DMA_BLACKOUT_WR_RETRY_BLACKOUT		 (0xffL<<16)
2025 
2026 #define BNX2_DMA_READ_MASTER_SETTING_0			0x00000c10
2027 #define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_NO_SNOOP	 (1L<<0)
2028 #define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_RELAX_ORDER	 (1L<<1)
2029 #define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PRIORITY	 (1L<<2)
2030 #define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_TRAFFIC_CLASS	 (0x7L<<4)
2031 #define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PARAM_EN	 (1L<<7)
2032 #define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_NO_SNOOP	 (1L<<8)
2033 #define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_RELAX_ORDER	 (1L<<9)
2034 #define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PRIORITY	 (1L<<10)
2035 #define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_TRAFFIC_CLASS	 (0x7L<<12)
2036 #define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PARAM_EN	 (1L<<15)
2037 #define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_NO_SNOOP	 (1L<<16)
2038 #define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_RELAX_ORDER	 (1L<<17)
2039 #define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PRIORITY	 (1L<<18)
2040 #define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_TRAFFIC_CLASS	 (0x7L<<20)
2041 #define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PARAM_EN	 (1L<<23)
2042 #define BNX2_DMA_READ_MASTER_SETTING_0_CTX_NO_SNOOP	 (1L<<24)
2043 #define BNX2_DMA_READ_MASTER_SETTING_0_CTX_RELAX_ORDER	 (1L<<25)
2044 #define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PRIORITY	 (1L<<26)
2045 #define BNX2_DMA_READ_MASTER_SETTING_0_CTX_TRAFFIC_CLASS	 (0x7L<<28)
2046 #define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PARAM_EN	 (1L<<31)
2047 
2048 #define BNX2_DMA_READ_MASTER_SETTING_1			0x00000c14
2049 #define BNX2_DMA_READ_MASTER_SETTING_1_COM_NO_SNOOP	 (1L<<0)
2050 #define BNX2_DMA_READ_MASTER_SETTING_1_COM_RELAX_ORDER	 (1L<<1)
2051 #define BNX2_DMA_READ_MASTER_SETTING_1_COM_PRIORITY	 (1L<<2)
2052 #define BNX2_DMA_READ_MASTER_SETTING_1_COM_TRAFFIC_CLASS	 (0x7L<<4)
2053 #define BNX2_DMA_READ_MASTER_SETTING_1_COM_PARAM_EN	 (1L<<7)
2054 #define BNX2_DMA_READ_MASTER_SETTING_1_CP_NO_SNOOP	 (1L<<8)
2055 #define BNX2_DMA_READ_MASTER_SETTING_1_CP_RELAX_ORDER	 (1L<<9)
2056 #define BNX2_DMA_READ_MASTER_SETTING_1_CP_PRIORITY	 (1L<<10)
2057 #define BNX2_DMA_READ_MASTER_SETTING_1_CP_TRAFFIC_CLASS	 (0x7L<<12)
2058 #define BNX2_DMA_READ_MASTER_SETTING_1_CP_PARAM_EN	 (1L<<15)
2059 
2060 #define BNX2_DMA_WRITE_MASTER_SETTING_0			0x00000c18
2061 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_NO_SNOOP	 (1L<<0)
2062 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_RELAX_ORDER	 (1L<<1)
2063 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PRIORITY	 (1L<<2)
2064 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_CS_VLD	 (1L<<3)
2065 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_TRAFFIC_CLASS	 (0x7L<<4)
2066 #define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PARAM_EN	 (1L<<7)
2067 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_NO_SNOOP	 (1L<<8)
2068 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_RELAX_ORDER	 (1L<<9)
2069 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PRIORITY	 (1L<<10)
2070 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_CS_VLD	 (1L<<11)
2071 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_TRAFFIC_CLASS	 (0x7L<<12)
2072 #define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PARAM_EN	 (1L<<15)
2073 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_NO_SNOOP	 (1L<<24)
2074 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_RELAX_ORDER	 (1L<<25)
2075 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PRIORITY	 (1L<<26)
2076 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_CS_VLD	 (1L<<27)
2077 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_TRAFFIC_CLASS	 (0x7L<<28)
2078 #define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PARAM_EN	 (1L<<31)
2079 
2080 #define BNX2_DMA_WRITE_MASTER_SETTING_1			0x00000c1c
2081 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_NO_SNOOP	 (1L<<0)
2082 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_RELAX_ORDER	 (1L<<1)
2083 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PRIORITY	 (1L<<2)
2084 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_CS_VLD	 (1L<<3)
2085 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_TRAFFIC_CLASS	 (0x7L<<4)
2086 #define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PARAM_EN	 (1L<<7)
2087 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_NO_SNOOP	 (1L<<8)
2088 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_RELAX_ORDER	 (1L<<9)
2089 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PRIORITY	 (1L<<10)
2090 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_CS_VLD	 (1L<<11)
2091 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_TRAFFIC_CLASS	 (0x7L<<12)
2092 #define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PARAM_EN	 (1L<<15)
2093 
2094 #define BNX2_DMA_ARBITER				0x00000c20
2095 #define BNX2_DMA_ARBITER_NUM_READS			 (0x7L<<0)
2096 #define BNX2_DMA_ARBITER_WR_ARB_MODE			 (1L<<4)
2097 #define BNX2_DMA_ARBITER_WR_ARB_MODE_STRICT		 (0L<<4)
2098 #define BNX2_DMA_ARBITER_WR_ARB_MODE_RND_RBN		 (1L<<4)
2099 #define BNX2_DMA_ARBITER_RD_ARB_MODE			 (0x3L<<5)
2100 #define BNX2_DMA_ARBITER_RD_ARB_MODE_STRICT		 (0L<<5)
2101 #define BNX2_DMA_ARBITER_RD_ARB_MODE_RND_RBN		 (1L<<5)
2102 #define BNX2_DMA_ARBITER_RD_ARB_MODE_WGT_RND_RBN	 (2L<<5)
2103 #define BNX2_DMA_ARBITER_ALT_MODE_EN			 (1L<<8)
2104 #define BNX2_DMA_ARBITER_RR_MODE			 (1L<<9)
2105 #define BNX2_DMA_ARBITER_TIMER_MODE			 (1L<<10)
2106 #define BNX2_DMA_ARBITER_OUSTD_READ_REQ			 (0xfL<<12)
2107 
2108 #define BNX2_DMA_ARB_TIMERS				0x00000c24
2109 #define BNX2_DMA_ARB_TIMERS_RD_DRR_WAIT_TIME		 (0xffL<<0)
2110 #define BNX2_DMA_ARB_TIMERS_TM_MIN_TIMEOUT		 (0xffL<<12)
2111 #define BNX2_DMA_ARB_TIMERS_TM_MAX_TIMEOUT		 (0xfffL<<20)
2112 
2113 #define BNX2_DMA_DEBUG_VECT_PEEK			0x00000c2c
2114 #define BNX2_DMA_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
2115 #define BNX2_DMA_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
2116 #define BNX2_DMA_DEBUG_VECT_PEEK_1_SEL			 (0xfL<<12)
2117 #define BNX2_DMA_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
2118 #define BNX2_DMA_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
2119 #define BNX2_DMA_DEBUG_VECT_PEEK_2_SEL			 (0xfL<<28)
2120 
2121 #define BNX2_DMA_TAG_RAM_00				0x00000c30
2122 #define BNX2_DMA_TAG_RAM_00_CHANNEL			 (0xfL<<0)
2123 #define BNX2_DMA_TAG_RAM_00_MASTER			 (0x7L<<4)
2124 #define BNX2_DMA_TAG_RAM_00_MASTER_CTX			 (0L<<4)
2125 #define BNX2_DMA_TAG_RAM_00_MASTER_RBDC			 (1L<<4)
2126 #define BNX2_DMA_TAG_RAM_00_MASTER_TBDC			 (2L<<4)
2127 #define BNX2_DMA_TAG_RAM_00_MASTER_COM			 (3L<<4)
2128 #define BNX2_DMA_TAG_RAM_00_MASTER_CP			 (4L<<4)
2129 #define BNX2_DMA_TAG_RAM_00_MASTER_TDMA			 (5L<<4)
2130 #define BNX2_DMA_TAG_RAM_00_SWAP			 (0x3L<<7)
2131 #define BNX2_DMA_TAG_RAM_00_SWAP_CONFIG			 (0L<<7)
2132 #define BNX2_DMA_TAG_RAM_00_SWAP_DATA			 (1L<<7)
2133 #define BNX2_DMA_TAG_RAM_00_SWAP_CONTROL		 (2L<<7)
2134 #define BNX2_DMA_TAG_RAM_00_FUNCTION			 (1L<<9)
2135 #define BNX2_DMA_TAG_RAM_00_VALID			 (1L<<10)
2136 
2137 #define BNX2_DMA_TAG_RAM_01				0x00000c34
2138 #define BNX2_DMA_TAG_RAM_01_CHANNEL			 (0xfL<<0)
2139 #define BNX2_DMA_TAG_RAM_01_MASTER			 (0x7L<<4)
2140 #define BNX2_DMA_TAG_RAM_01_MASTER_CTX			 (0L<<4)
2141 #define BNX2_DMA_TAG_RAM_01_MASTER_RBDC			 (1L<<4)
2142 #define BNX2_DMA_TAG_RAM_01_MASTER_TBDC			 (2L<<4)
2143 #define BNX2_DMA_TAG_RAM_01_MASTER_COM			 (3L<<4)
2144 #define BNX2_DMA_TAG_RAM_01_MASTER_CP			 (4L<<4)
2145 #define BNX2_DMA_TAG_RAM_01_MASTER_TDMA			 (5L<<4)
2146 #define BNX2_DMA_TAG_RAM_01_SWAP			 (0x3L<<7)
2147 #define BNX2_DMA_TAG_RAM_01_SWAP_CONFIG			 (0L<<7)
2148 #define BNX2_DMA_TAG_RAM_01_SWAP_DATA			 (1L<<7)
2149 #define BNX2_DMA_TAG_RAM_01_SWAP_CONTROL		 (2L<<7)
2150 #define BNX2_DMA_TAG_RAM_01_FUNCTION			 (1L<<9)
2151 #define BNX2_DMA_TAG_RAM_01_VALID			 (1L<<10)
2152 
2153 #define BNX2_DMA_TAG_RAM_02				0x00000c38
2154 #define BNX2_DMA_TAG_RAM_02_CHANNEL			 (0xfL<<0)
2155 #define BNX2_DMA_TAG_RAM_02_MASTER			 (0x7L<<4)
2156 #define BNX2_DMA_TAG_RAM_02_MASTER_CTX			 (0L<<4)
2157 #define BNX2_DMA_TAG_RAM_02_MASTER_RBDC			 (1L<<4)
2158 #define BNX2_DMA_TAG_RAM_02_MASTER_TBDC			 (2L<<4)
2159 #define BNX2_DMA_TAG_RAM_02_MASTER_COM			 (3L<<4)
2160 #define BNX2_DMA_TAG_RAM_02_MASTER_CP			 (4L<<4)
2161 #define BNX2_DMA_TAG_RAM_02_MASTER_TDMA			 (5L<<4)
2162 #define BNX2_DMA_TAG_RAM_02_SWAP			 (0x3L<<7)
2163 #define BNX2_DMA_TAG_RAM_02_SWAP_CONFIG			 (0L<<7)
2164 #define BNX2_DMA_TAG_RAM_02_SWAP_DATA			 (1L<<7)
2165 #define BNX2_DMA_TAG_RAM_02_SWAP_CONTROL		 (2L<<7)
2166 #define BNX2_DMA_TAG_RAM_02_FUNCTION			 (1L<<9)
2167 #define BNX2_DMA_TAG_RAM_02_VALID			 (1L<<10)
2168 
2169 #define BNX2_DMA_TAG_RAM_03				0x00000c3c
2170 #define BNX2_DMA_TAG_RAM_03_CHANNEL			 (0xfL<<0)
2171 #define BNX2_DMA_TAG_RAM_03_MASTER			 (0x7L<<4)
2172 #define BNX2_DMA_TAG_RAM_03_MASTER_CTX			 (0L<<4)
2173 #define BNX2_DMA_TAG_RAM_03_MASTER_RBDC			 (1L<<4)
2174 #define BNX2_DMA_TAG_RAM_03_MASTER_TBDC			 (2L<<4)
2175 #define BNX2_DMA_TAG_RAM_03_MASTER_COM			 (3L<<4)
2176 #define BNX2_DMA_TAG_RAM_03_MASTER_CP			 (4L<<4)
2177 #define BNX2_DMA_TAG_RAM_03_MASTER_TDMA			 (5L<<4)
2178 #define BNX2_DMA_TAG_RAM_03_SWAP			 (0x3L<<7)
2179 #define BNX2_DMA_TAG_RAM_03_SWAP_CONFIG			 (0L<<7)
2180 #define BNX2_DMA_TAG_RAM_03_SWAP_DATA			 (1L<<7)
2181 #define BNX2_DMA_TAG_RAM_03_SWAP_CONTROL		 (2L<<7)
2182 #define BNX2_DMA_TAG_RAM_03_FUNCTION			 (1L<<9)
2183 #define BNX2_DMA_TAG_RAM_03_VALID			 (1L<<10)
2184 
2185 #define BNX2_DMA_TAG_RAM_04				0x00000c40
2186 #define BNX2_DMA_TAG_RAM_04_CHANNEL			 (0xfL<<0)
2187 #define BNX2_DMA_TAG_RAM_04_MASTER			 (0x7L<<4)
2188 #define BNX2_DMA_TAG_RAM_04_MASTER_CTX			 (0L<<4)
2189 #define BNX2_DMA_TAG_RAM_04_MASTER_RBDC			 (1L<<4)
2190 #define BNX2_DMA_TAG_RAM_04_MASTER_TBDC			 (2L<<4)
2191 #define BNX2_DMA_TAG_RAM_04_MASTER_COM			 (3L<<4)
2192 #define BNX2_DMA_TAG_RAM_04_MASTER_CP			 (4L<<4)
2193 #define BNX2_DMA_TAG_RAM_04_MASTER_TDMA			 (5L<<4)
2194 #define BNX2_DMA_TAG_RAM_04_SWAP			 (0x3L<<7)
2195 #define BNX2_DMA_TAG_RAM_04_SWAP_CONFIG			 (0L<<7)
2196 #define BNX2_DMA_TAG_RAM_04_SWAP_DATA			 (1L<<7)
2197 #define BNX2_DMA_TAG_RAM_04_SWAP_CONTROL		 (2L<<7)
2198 #define BNX2_DMA_TAG_RAM_04_FUNCTION			 (1L<<9)
2199 #define BNX2_DMA_TAG_RAM_04_VALID			 (1L<<10)
2200 
2201 #define BNX2_DMA_TAG_RAM_05				0x00000c44
2202 #define BNX2_DMA_TAG_RAM_05_CHANNEL			 (0xfL<<0)
2203 #define BNX2_DMA_TAG_RAM_05_MASTER			 (0x7L<<4)
2204 #define BNX2_DMA_TAG_RAM_05_MASTER_CTX			 (0L<<4)
2205 #define BNX2_DMA_TAG_RAM_05_MASTER_RBDC			 (1L<<4)
2206 #define BNX2_DMA_TAG_RAM_05_MASTER_TBDC			 (2L<<4)
2207 #define BNX2_DMA_TAG_RAM_05_MASTER_COM			 (3L<<4)
2208 #define BNX2_DMA_TAG_RAM_05_MASTER_CP			 (4L<<4)
2209 #define BNX2_DMA_TAG_RAM_05_MASTER_TDMA			 (5L<<4)
2210 #define BNX2_DMA_TAG_RAM_05_SWAP			 (0x3L<<7)
2211 #define BNX2_DMA_TAG_RAM_05_SWAP_CONFIG			 (0L<<7)
2212 #define BNX2_DMA_TAG_RAM_05_SWAP_DATA			 (1L<<7)
2213 #define BNX2_DMA_TAG_RAM_05_SWAP_CONTROL		 (2L<<7)
2214 #define BNX2_DMA_TAG_RAM_05_FUNCTION			 (1L<<9)
2215 #define BNX2_DMA_TAG_RAM_05_VALID			 (1L<<10)
2216 
2217 #define BNX2_DMA_TAG_RAM_06				0x00000c48
2218 #define BNX2_DMA_TAG_RAM_06_CHANNEL			 (0xfL<<0)
2219 #define BNX2_DMA_TAG_RAM_06_MASTER			 (0x7L<<4)
2220 #define BNX2_DMA_TAG_RAM_06_MASTER_CTX			 (0L<<4)
2221 #define BNX2_DMA_TAG_RAM_06_MASTER_RBDC			 (1L<<4)
2222 #define BNX2_DMA_TAG_RAM_06_MASTER_TBDC			 (2L<<4)
2223 #define BNX2_DMA_TAG_RAM_06_MASTER_COM			 (3L<<4)
2224 #define BNX2_DMA_TAG_RAM_06_MASTER_CP			 (4L<<4)
2225 #define BNX2_DMA_TAG_RAM_06_MASTER_TDMA			 (5L<<4)
2226 #define BNX2_DMA_TAG_RAM_06_SWAP			 (0x3L<<7)
2227 #define BNX2_DMA_TAG_RAM_06_SWAP_CONFIG			 (0L<<7)
2228 #define BNX2_DMA_TAG_RAM_06_SWAP_DATA			 (1L<<7)
2229 #define BNX2_DMA_TAG_RAM_06_SWAP_CONTROL		 (2L<<7)
2230 #define BNX2_DMA_TAG_RAM_06_FUNCTION			 (1L<<9)
2231 #define BNX2_DMA_TAG_RAM_06_VALID			 (1L<<10)
2232 
2233 #define BNX2_DMA_TAG_RAM_07				0x00000c4c
2234 #define BNX2_DMA_TAG_RAM_07_CHANNEL			 (0xfL<<0)
2235 #define BNX2_DMA_TAG_RAM_07_MASTER			 (0x7L<<4)
2236 #define BNX2_DMA_TAG_RAM_07_MASTER_CTX			 (0L<<4)
2237 #define BNX2_DMA_TAG_RAM_07_MASTER_RBDC			 (1L<<4)
2238 #define BNX2_DMA_TAG_RAM_07_MASTER_TBDC			 (2L<<4)
2239 #define BNX2_DMA_TAG_RAM_07_MASTER_COM			 (3L<<4)
2240 #define BNX2_DMA_TAG_RAM_07_MASTER_CP			 (4L<<4)
2241 #define BNX2_DMA_TAG_RAM_07_MASTER_TDMA			 (5L<<4)
2242 #define BNX2_DMA_TAG_RAM_07_SWAP			 (0x3L<<7)
2243 #define BNX2_DMA_TAG_RAM_07_SWAP_CONFIG			 (0L<<7)
2244 #define BNX2_DMA_TAG_RAM_07_SWAP_DATA			 (1L<<7)
2245 #define BNX2_DMA_TAG_RAM_07_SWAP_CONTROL		 (2L<<7)
2246 #define BNX2_DMA_TAG_RAM_07_FUNCTION			 (1L<<9)
2247 #define BNX2_DMA_TAG_RAM_07_VALID			 (1L<<10)
2248 
2249 #define BNX2_DMA_TAG_RAM_08				0x00000c50
2250 #define BNX2_DMA_TAG_RAM_08_CHANNEL			 (0xfL<<0)
2251 #define BNX2_DMA_TAG_RAM_08_MASTER			 (0x7L<<4)
2252 #define BNX2_DMA_TAG_RAM_08_MASTER_CTX			 (0L<<4)
2253 #define BNX2_DMA_TAG_RAM_08_MASTER_RBDC			 (1L<<4)
2254 #define BNX2_DMA_TAG_RAM_08_MASTER_TBDC			 (2L<<4)
2255 #define BNX2_DMA_TAG_RAM_08_MASTER_COM			 (3L<<4)
2256 #define BNX2_DMA_TAG_RAM_08_MASTER_CP			 (4L<<4)
2257 #define BNX2_DMA_TAG_RAM_08_MASTER_TDMA			 (5L<<4)
2258 #define BNX2_DMA_TAG_RAM_08_SWAP			 (0x3L<<7)
2259 #define BNX2_DMA_TAG_RAM_08_SWAP_CONFIG			 (0L<<7)
2260 #define BNX2_DMA_TAG_RAM_08_SWAP_DATA			 (1L<<7)
2261 #define BNX2_DMA_TAG_RAM_08_SWAP_CONTROL		 (2L<<7)
2262 #define BNX2_DMA_TAG_RAM_08_FUNCTION			 (1L<<9)
2263 #define BNX2_DMA_TAG_RAM_08_VALID			 (1L<<10)
2264 
2265 #define BNX2_DMA_TAG_RAM_09				0x00000c54
2266 #define BNX2_DMA_TAG_RAM_09_CHANNEL			 (0xfL<<0)
2267 #define BNX2_DMA_TAG_RAM_09_MASTER			 (0x7L<<4)
2268 #define BNX2_DMA_TAG_RAM_09_MASTER_CTX			 (0L<<4)
2269 #define BNX2_DMA_TAG_RAM_09_MASTER_RBDC			 (1L<<4)
2270 #define BNX2_DMA_TAG_RAM_09_MASTER_TBDC			 (2L<<4)
2271 #define BNX2_DMA_TAG_RAM_09_MASTER_COM			 (3L<<4)
2272 #define BNX2_DMA_TAG_RAM_09_MASTER_CP			 (4L<<4)
2273 #define BNX2_DMA_TAG_RAM_09_MASTER_TDMA			 (5L<<4)
2274 #define BNX2_DMA_TAG_RAM_09_SWAP			 (0x3L<<7)
2275 #define BNX2_DMA_TAG_RAM_09_SWAP_CONFIG			 (0L<<7)
2276 #define BNX2_DMA_TAG_RAM_09_SWAP_DATA			 (1L<<7)
2277 #define BNX2_DMA_TAG_RAM_09_SWAP_CONTROL		 (2L<<7)
2278 #define BNX2_DMA_TAG_RAM_09_FUNCTION			 (1L<<9)
2279 #define BNX2_DMA_TAG_RAM_09_VALID			 (1L<<10)
2280 
2281 #define BNX2_DMA_TAG_RAM_10				0x00000c58
2282 #define BNX2_DMA_TAG_RAM_10_CHANNEL			 (0xfL<<0)
2283 #define BNX2_DMA_TAG_RAM_10_MASTER			 (0x7L<<4)
2284 #define BNX2_DMA_TAG_RAM_10_MASTER_CTX			 (0L<<4)
2285 #define BNX2_DMA_TAG_RAM_10_MASTER_RBDC			 (1L<<4)
2286 #define BNX2_DMA_TAG_RAM_10_MASTER_TBDC			 (2L<<4)
2287 #define BNX2_DMA_TAG_RAM_10_MASTER_COM			 (3L<<4)
2288 #define BNX2_DMA_TAG_RAM_10_MASTER_CP			 (4L<<4)
2289 #define BNX2_DMA_TAG_RAM_10_MASTER_TDMA			 (5L<<4)
2290 #define BNX2_DMA_TAG_RAM_10_SWAP			 (0x3L<<7)
2291 #define BNX2_DMA_TAG_RAM_10_SWAP_CONFIG			 (0L<<7)
2292 #define BNX2_DMA_TAG_RAM_10_SWAP_DATA			 (1L<<7)
2293 #define BNX2_DMA_TAG_RAM_10_SWAP_CONTROL		 (2L<<7)
2294 #define BNX2_DMA_TAG_RAM_10_FUNCTION			 (1L<<9)
2295 #define BNX2_DMA_TAG_RAM_10_VALID			 (1L<<10)
2296 
2297 #define BNX2_DMA_TAG_RAM_11				0x00000c5c
2298 #define BNX2_DMA_TAG_RAM_11_CHANNEL			 (0xfL<<0)
2299 #define BNX2_DMA_TAG_RAM_11_MASTER			 (0x7L<<4)
2300 #define BNX2_DMA_TAG_RAM_11_MASTER_CTX			 (0L<<4)
2301 #define BNX2_DMA_TAG_RAM_11_MASTER_RBDC			 (1L<<4)
2302 #define BNX2_DMA_TAG_RAM_11_MASTER_TBDC			 (2L<<4)
2303 #define BNX2_DMA_TAG_RAM_11_MASTER_COM			 (3L<<4)
2304 #define BNX2_DMA_TAG_RAM_11_MASTER_CP			 (4L<<4)
2305 #define BNX2_DMA_TAG_RAM_11_MASTER_TDMA			 (5L<<4)
2306 #define BNX2_DMA_TAG_RAM_11_SWAP			 (0x3L<<7)
2307 #define BNX2_DMA_TAG_RAM_11_SWAP_CONFIG			 (0L<<7)
2308 #define BNX2_DMA_TAG_RAM_11_SWAP_DATA			 (1L<<7)
2309 #define BNX2_DMA_TAG_RAM_11_SWAP_CONTROL		 (2L<<7)
2310 #define BNX2_DMA_TAG_RAM_11_FUNCTION			 (1L<<9)
2311 #define BNX2_DMA_TAG_RAM_11_VALID			 (1L<<10)
2312 
2313 #define BNX2_DMA_RCHAN_STAT_22				0x00000c60
2314 #define BNX2_DMA_RCHAN_STAT_30				0x00000c64
2315 #define BNX2_DMA_RCHAN_STAT_31				0x00000c68
2316 #define BNX2_DMA_RCHAN_STAT_32				0x00000c6c
2317 #define BNX2_DMA_RCHAN_STAT_40				0x00000c70
2318 #define BNX2_DMA_RCHAN_STAT_41				0x00000c74
2319 #define BNX2_DMA_RCHAN_STAT_42				0x00000c78
2320 #define BNX2_DMA_RCHAN_STAT_50				0x00000c7c
2321 #define BNX2_DMA_RCHAN_STAT_51				0x00000c80
2322 #define BNX2_DMA_RCHAN_STAT_52				0x00000c84
2323 #define BNX2_DMA_RCHAN_STAT_60				0x00000c88
2324 #define BNX2_DMA_RCHAN_STAT_61				0x00000c8c
2325 #define BNX2_DMA_RCHAN_STAT_62				0x00000c90
2326 #define BNX2_DMA_RCHAN_STAT_70				0x00000c94
2327 #define BNX2_DMA_RCHAN_STAT_71				0x00000c98
2328 #define BNX2_DMA_RCHAN_STAT_72				0x00000c9c
2329 #define BNX2_DMA_WCHAN_STAT_00				0x00000ca0
2330 #define BNX2_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW	 (0xffffffffL<<0)
2331 
2332 #define BNX2_DMA_WCHAN_STAT_01				0x00000ca4
2333 #define BNX2_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH	 (0xffffffffL<<0)
2334 
2335 #define BNX2_DMA_WCHAN_STAT_02				0x00000ca8
2336 #define BNX2_DMA_WCHAN_STAT_02_LENGTH			 (0xffffL<<0)
2337 #define BNX2_DMA_WCHAN_STAT_02_WORD_SWAP		 (1L<<16)
2338 #define BNX2_DMA_WCHAN_STAT_02_BYTE_SWAP		 (1L<<17)
2339 #define BNX2_DMA_WCHAN_STAT_02_PRIORITY_LVL		 (1L<<18)
2340 
2341 #define BNX2_DMA_WCHAN_STAT_10				0x00000cac
2342 #define BNX2_DMA_WCHAN_STAT_11				0x00000cb0
2343 #define BNX2_DMA_WCHAN_STAT_12				0x00000cb4
2344 #define BNX2_DMA_WCHAN_STAT_20				0x00000cb8
2345 #define BNX2_DMA_WCHAN_STAT_21				0x00000cbc
2346 #define BNX2_DMA_WCHAN_STAT_22				0x00000cc0
2347 #define BNX2_DMA_WCHAN_STAT_30				0x00000cc4
2348 #define BNX2_DMA_WCHAN_STAT_31				0x00000cc8
2349 #define BNX2_DMA_WCHAN_STAT_32				0x00000ccc
2350 #define BNX2_DMA_WCHAN_STAT_40				0x00000cd0
2351 #define BNX2_DMA_WCHAN_STAT_41				0x00000cd4
2352 #define BNX2_DMA_WCHAN_STAT_42				0x00000cd8
2353 #define BNX2_DMA_WCHAN_STAT_50				0x00000cdc
2354 #define BNX2_DMA_WCHAN_STAT_51				0x00000ce0
2355 #define BNX2_DMA_WCHAN_STAT_52				0x00000ce4
2356 #define BNX2_DMA_WCHAN_STAT_60				0x00000ce8
2357 #define BNX2_DMA_WCHAN_STAT_61				0x00000cec
2358 #define BNX2_DMA_WCHAN_STAT_62				0x00000cf0
2359 #define BNX2_DMA_WCHAN_STAT_70				0x00000cf4
2360 #define BNX2_DMA_WCHAN_STAT_71				0x00000cf8
2361 #define BNX2_DMA_WCHAN_STAT_72				0x00000cfc
2362 #define BNX2_DMA_ARB_STAT_00				0x00000d00
2363 #define BNX2_DMA_ARB_STAT_00_MASTER			 (0xffffL<<0)
2364 #define BNX2_DMA_ARB_STAT_00_MASTER_ENC			 (0xffL<<16)
2365 #define BNX2_DMA_ARB_STAT_00_CUR_BINMSTR		 (0xffL<<24)
2366 
2367 #define BNX2_DMA_ARB_STAT_01				0x00000d04
2368 #define BNX2_DMA_ARB_STAT_01_LPR_RPTR			 (0xfL<<0)
2369 #define BNX2_DMA_ARB_STAT_01_LPR_WPTR			 (0xfL<<4)
2370 #define BNX2_DMA_ARB_STAT_01_LPB_RPTR			 (0xfL<<8)
2371 #define BNX2_DMA_ARB_STAT_01_LPB_WPTR			 (0xfL<<12)
2372 #define BNX2_DMA_ARB_STAT_01_HPR_RPTR			 (0xfL<<16)
2373 #define BNX2_DMA_ARB_STAT_01_HPR_WPTR			 (0xfL<<20)
2374 #define BNX2_DMA_ARB_STAT_01_HPB_RPTR			 (0xfL<<24)
2375 #define BNX2_DMA_ARB_STAT_01_HPB_WPTR			 (0xfL<<28)
2376 
2377 #define BNX2_DMA_FUSE_CTRL0_CMD				0x00000f00
2378 #define BNX2_DMA_FUSE_CTRL0_CMD_PWRUP_DONE		 (1L<<0)
2379 #define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT_DONE		 (1L<<1)
2380 #define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT			 (1L<<2)
2381 #define BNX2_DMA_FUSE_CTRL0_CMD_LOAD			 (1L<<3)
2382 #define BNX2_DMA_FUSE_CTRL0_CMD_SEL			 (0xfL<<8)
2383 
2384 #define BNX2_DMA_FUSE_CTRL0_DATA			0x00000f04
2385 #define BNX2_DMA_FUSE_CTRL1_CMD				0x00000f08
2386 #define BNX2_DMA_FUSE_CTRL1_CMD_PWRUP_DONE		 (1L<<0)
2387 #define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT_DONE		 (1L<<1)
2388 #define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT			 (1L<<2)
2389 #define BNX2_DMA_FUSE_CTRL1_CMD_LOAD			 (1L<<3)
2390 #define BNX2_DMA_FUSE_CTRL1_CMD_SEL			 (0xfL<<8)
2391 
2392 #define BNX2_DMA_FUSE_CTRL1_DATA			0x00000f0c
2393 #define BNX2_DMA_FUSE_CTRL2_CMD				0x00000f10
2394 #define BNX2_DMA_FUSE_CTRL2_CMD_PWRUP_DONE		 (1L<<0)
2395 #define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT_DONE		 (1L<<1)
2396 #define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT			 (1L<<2)
2397 #define BNX2_DMA_FUSE_CTRL2_CMD_LOAD			 (1L<<3)
2398 #define BNX2_DMA_FUSE_CTRL2_CMD_SEL			 (0xfL<<8)
2399 
2400 #define BNX2_DMA_FUSE_CTRL2_DATA			0x00000f14
2401 
2402 
2403 /*
2404  *  context_reg definition
2405  *  offset: 0x1000
2406  */
2407 #define BNX2_CTX_COMMAND				0x00001000
2408 #define BNX2_CTX_COMMAND_ENABLED			 (1L<<0)
2409 #define BNX2_CTX_COMMAND_DISABLE_USAGE_CNT		 (1L<<1)
2410 #define BNX2_CTX_COMMAND_DISABLE_PLRU			 (1L<<2)
2411 #define BNX2_CTX_COMMAND_DISABLE_COMBINE_READ		 (1L<<3)
2412 #define BNX2_CTX_COMMAND_FLUSH_AHEAD			 (0x1fL<<8)
2413 #define BNX2_CTX_COMMAND_MEM_INIT			 (1L<<13)
2414 #define BNX2_CTX_COMMAND_PAGE_SIZE			 (0xfL<<16)
2415 #define BNX2_CTX_COMMAND_PAGE_SIZE_256			 (0L<<16)
2416 #define BNX2_CTX_COMMAND_PAGE_SIZE_512			 (1L<<16)
2417 #define BNX2_CTX_COMMAND_PAGE_SIZE_1K			 (2L<<16)
2418 #define BNX2_CTX_COMMAND_PAGE_SIZE_2K			 (3L<<16)
2419 #define BNX2_CTX_COMMAND_PAGE_SIZE_4K			 (4L<<16)
2420 #define BNX2_CTX_COMMAND_PAGE_SIZE_8K			 (5L<<16)
2421 #define BNX2_CTX_COMMAND_PAGE_SIZE_16K			 (6L<<16)
2422 #define BNX2_CTX_COMMAND_PAGE_SIZE_32K			 (7L<<16)
2423 #define BNX2_CTX_COMMAND_PAGE_SIZE_64K			 (8L<<16)
2424 #define BNX2_CTX_COMMAND_PAGE_SIZE_128K			 (9L<<16)
2425 #define BNX2_CTX_COMMAND_PAGE_SIZE_256K			 (10L<<16)
2426 #define BNX2_CTX_COMMAND_PAGE_SIZE_512K			 (11L<<16)
2427 #define BNX2_CTX_COMMAND_PAGE_SIZE_1M			 (12L<<16)
2428 
2429 #define BNX2_CTX_STATUS					0x00001004
2430 #define BNX2_CTX_STATUS_LOCK_WAIT			 (1L<<0)
2431 #define BNX2_CTX_STATUS_READ_STAT			 (1L<<16)
2432 #define BNX2_CTX_STATUS_WRITE_STAT			 (1L<<17)
2433 #define BNX2_CTX_STATUS_ACC_STALL_STAT			 (1L<<18)
2434 #define BNX2_CTX_STATUS_LOCK_STALL_STAT			 (1L<<19)
2435 #define BNX2_CTX_STATUS_EXT_READ_STAT			 (1L<<20)
2436 #define BNX2_CTX_STATUS_EXT_WRITE_STAT			 (1L<<21)
2437 #define BNX2_CTX_STATUS_MISS_STAT			 (1L<<22)
2438 #define BNX2_CTX_STATUS_HIT_STAT			 (1L<<23)
2439 #define BNX2_CTX_STATUS_DEAD_LOCK			 (1L<<24)
2440 #define BNX2_CTX_STATUS_USAGE_CNT_ERR			 (1L<<25)
2441 #define BNX2_CTX_STATUS_INVALID_PAGE			 (1L<<26)
2442 
2443 #define BNX2_CTX_VIRT_ADDR				0x00001008
2444 #define BNX2_CTX_VIRT_ADDR_VIRT_ADDR			 (0x7fffL<<6)
2445 
2446 #define BNX2_CTX_PAGE_TBL				0x0000100c
2447 #define BNX2_CTX_PAGE_TBL_PAGE_TBL			 (0x3fffL<<6)
2448 
2449 #define BNX2_CTX_DATA_ADR				0x00001010
2450 #define BNX2_CTX_DATA_ADR_DATA_ADR			 (0x7ffffL<<2)
2451 
2452 #define BNX2_CTX_DATA					0x00001014
2453 #define BNX2_CTX_LOCK					0x00001018
2454 #define BNX2_CTX_LOCK_TYPE				 (0x7L<<0)
2455 #define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_VOID		 (0x0L<<0)
2456 #define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL		 (0x1L<<0)
2457 #define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TX			 (0x2L<<0)
2458 #define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TIMER		 (0x4L<<0)
2459 #define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE		 (0x7L<<0)
2460 #define BNX2_CTX_LOCK_TYPE_VOID_XI			 (0L<<0)
2461 #define BNX2_CTX_LOCK_TYPE_PROTOCOL_XI			 (1L<<0)
2462 #define BNX2_CTX_LOCK_TYPE_TX_XI			 (2L<<0)
2463 #define BNX2_CTX_LOCK_TYPE_TIMER_XI			 (4L<<0)
2464 #define BNX2_CTX_LOCK_TYPE_COMPLETE_XI			 (7L<<0)
2465 #define BNX2_CTX_LOCK_CID_VALUE				 (0x3fffL<<7)
2466 #define BNX2_CTX_LOCK_GRANTED				 (1L<<26)
2467 #define BNX2_CTX_LOCK_MODE				 (0x7L<<27)
2468 #define BNX2_CTX_LOCK_MODE_UNLOCK			 (0x0L<<27)
2469 #define BNX2_CTX_LOCK_MODE_IMMEDIATE			 (0x1L<<27)
2470 #define BNX2_CTX_LOCK_MODE_SURE				 (0x2L<<27)
2471 #define BNX2_CTX_LOCK_STATUS				 (1L<<30)
2472 #define BNX2_CTX_LOCK_REQ				 (1L<<31)
2473 
2474 #define BNX2_CTX_CTX_CTRL				0x0000101c
2475 #define BNX2_CTX_CTX_CTRL_CTX_ADDR			 (0x7ffffL<<2)
2476 #define BNX2_CTX_CTX_CTRL_MOD_USAGE_CNT			 (0x3L<<21)
2477 #define BNX2_CTX_CTX_CTRL_NO_RAM_ACC			 (1L<<23)
2478 #define BNX2_CTX_CTX_CTRL_PREFETCH_SIZE			 (0x3L<<24)
2479 #define BNX2_CTX_CTX_CTRL_ATTR				 (1L<<26)
2480 #define BNX2_CTX_CTX_CTRL_WRITE_REQ			 (1L<<30)
2481 #define BNX2_CTX_CTX_CTRL_READ_REQ			 (1L<<31)
2482 
2483 #define BNX2_CTX_CTX_DATA				0x00001020
2484 #define BNX2_CTX_ACCESS_STATUS				0x00001040
2485 #define BNX2_CTX_ACCESS_STATUS_MASTERENCODED		 (0xfL<<0)
2486 #define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYSM		 (0x3L<<10)
2487 #define BNX2_CTX_ACCESS_STATUS_PAGETABLEINITSM		 (0x3L<<12)
2488 #define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM	 (0x3L<<14)
2489 #define BNX2_CTX_ACCESS_STATUS_QUALIFIED_REQUEST	 (0x7ffL<<17)
2490 #define BNX2_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI	 (0x1fL<<0)
2491 #define BNX2_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI	 (0x1fL<<5)
2492 #define BNX2_CTX_ACCESS_STATUS_REQUEST_XI		 (0x3fffffL<<10)
2493 
2494 #define BNX2_CTX_DBG_LOCK_STATUS			0x00001044
2495 #define BNX2_CTX_DBG_LOCK_STATUS_SM			 (0x3ffL<<0)
2496 #define BNX2_CTX_DBG_LOCK_STATUS_MATCH			 (0x3ffL<<22)
2497 
2498 #define BNX2_CTX_CACHE_CTRL_STATUS			0x00001048
2499 #define BNX2_CTX_CACHE_CTRL_STATUS_RFIFO_OVERFLOW	 (1L<<0)
2500 #define BNX2_CTX_CACHE_CTRL_STATUS_INVALID_READ_COMP	 (1L<<1)
2501 #define BNX2_CTX_CACHE_CTRL_STATUS_FLUSH_START		 (1L<<6)
2502 #define BNX2_CTX_CACHE_CTRL_STATUS_FREE_ENTRY_CNT	 (0x3fL<<7)
2503 #define BNX2_CTX_CACHE_CTRL_STATUS_CACHE_ENTRY_NEEDED	 (0x3fL<<13)
2504 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN0_ACTIVE	 (1L<<19)
2505 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN1_ACTIVE	 (1L<<20)
2506 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN2_ACTIVE	 (1L<<21)
2507 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN3_ACTIVE	 (1L<<22)
2508 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN4_ACTIVE	 (1L<<23)
2509 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN5_ACTIVE	 (1L<<24)
2510 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN6_ACTIVE	 (1L<<25)
2511 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN7_ACTIVE	 (1L<<26)
2512 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN8_ACTIVE	 (1L<<27)
2513 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN9_ACTIVE	 (1L<<28)
2514 #define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN10_ACTIVE	 (1L<<29)
2515 
2516 #define BNX2_CTX_CACHE_CTRL_SM_STATUS			0x0000104c
2517 #define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_DWC		 (0x7L<<0)
2518 #define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_WFIFOC		 (0x7L<<3)
2519 #define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RTAGC		 (0x7L<<6)
2520 #define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RFIFOC		 (0x7L<<9)
2521 #define BNX2_CTX_CACHE_CTRL_SM_STATUS_INVALID_BLK_ADDR	 (0x7fffL<<16)
2522 
2523 #define BNX2_CTX_CACHE_STATUS				0x00001050
2524 #define BNX2_CTX_CACHE_STATUS_HELD_ENTRIES		 (0x3ffL<<0)
2525 #define BNX2_CTX_CACHE_STATUS_MAX_HELD_ENTRIES		 (0x3ffL<<16)
2526 
2527 #define BNX2_CTX_DMA_STATUS				0x00001054
2528 #define BNX2_CTX_DMA_STATUS_RD_CHAN0_STATUS		 (0x3L<<0)
2529 #define BNX2_CTX_DMA_STATUS_RD_CHAN1_STATUS		 (0x3L<<2)
2530 #define BNX2_CTX_DMA_STATUS_RD_CHAN2_STATUS		 (0x3L<<4)
2531 #define BNX2_CTX_DMA_STATUS_RD_CHAN3_STATUS		 (0x3L<<6)
2532 #define BNX2_CTX_DMA_STATUS_RD_CHAN4_STATUS		 (0x3L<<8)
2533 #define BNX2_CTX_DMA_STATUS_RD_CHAN5_STATUS		 (0x3L<<10)
2534 #define BNX2_CTX_DMA_STATUS_RD_CHAN6_STATUS		 (0x3L<<12)
2535 #define BNX2_CTX_DMA_STATUS_RD_CHAN7_STATUS		 (0x3L<<14)
2536 #define BNX2_CTX_DMA_STATUS_RD_CHAN8_STATUS		 (0x3L<<16)
2537 #define BNX2_CTX_DMA_STATUS_RD_CHAN9_STATUS		 (0x3L<<18)
2538 #define BNX2_CTX_DMA_STATUS_RD_CHAN10_STATUS		 (0x3L<<20)
2539 
2540 #define BNX2_CTX_REP_STATUS				0x00001058
2541 #define BNX2_CTX_REP_STATUS_ERROR_ENTRY			 (0x3ffL<<0)
2542 #define BNX2_CTX_REP_STATUS_ERROR_CLIENT_ID		 (0x1fL<<10)
2543 #define BNX2_CTX_REP_STATUS_USAGE_CNT_MAX_ERR		 (1L<<16)
2544 #define BNX2_CTX_REP_STATUS_USAGE_CNT_MIN_ERR		 (1L<<17)
2545 #define BNX2_CTX_REP_STATUS_USAGE_CNT_MISS_ERR		 (1L<<18)
2546 
2547 #define BNX2_CTX_CKSUM_ERROR_STATUS			0x0000105c
2548 #define BNX2_CTX_CKSUM_ERROR_STATUS_CALCULATED		 (0xffffL<<0)
2549 #define BNX2_CTX_CKSUM_ERROR_STATUS_EXPECTED		 (0xffffL<<16)
2550 
2551 #define BNX2_CTX_CHNL_LOCK_STATUS_0			0x00001080
2552 #define BNX2_CTX_CHNL_LOCK_STATUS_0_CID			 (0x3fffL<<0)
2553 #define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE		 (0x3L<<14)
2554 #define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE		 (1L<<16)
2555 #define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE_XI		 (1L<<14)
2556 #define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE_XI		 (0x7L<<15)
2557 
2558 #define BNX2_CTX_CHNL_LOCK_STATUS_1			0x00001084
2559 #define BNX2_CTX_CHNL_LOCK_STATUS_2			0x00001088
2560 #define BNX2_CTX_CHNL_LOCK_STATUS_3			0x0000108c
2561 #define BNX2_CTX_CHNL_LOCK_STATUS_4			0x00001090
2562 #define BNX2_CTX_CHNL_LOCK_STATUS_5			0x00001094
2563 #define BNX2_CTX_CHNL_LOCK_STATUS_6			0x00001098
2564 #define BNX2_CTX_CHNL_LOCK_STATUS_7			0x0000109c
2565 #define BNX2_CTX_CHNL_LOCK_STATUS_8			0x000010a0
2566 #define BNX2_CTX_CHNL_LOCK_STATUS_9			0x000010a4
2567 
2568 #define BNX2_CTX_CACHE_DATA				0x000010c4
2569 #define BNX2_CTX_HOST_PAGE_TBL_CTRL			0x000010c8
2570 #define BNX2_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR	 (0x1ffL<<0)
2571 #define BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ		 (1L<<30)
2572 #define BNX2_CTX_HOST_PAGE_TBL_CTRL_READ_REQ		 (1L<<31)
2573 
2574 #define BNX2_CTX_HOST_PAGE_TBL_DATA0			0x000010cc
2575 #define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID		 (1L<<0)
2576 #define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALUE		 (0xffffffL<<8)
2577 
2578 #define BNX2_CTX_HOST_PAGE_TBL_DATA1			0x000010d0
2579 #define BNX2_CTX_CAM_CTRL				0x000010d4
2580 #define BNX2_CTX_CAM_CTRL_CAM_ADDR			 (0x3ffL<<0)
2581 #define BNX2_CTX_CAM_CTRL_RESET				 (1L<<27)
2582 #define BNX2_CTX_CAM_CTRL_INVALIDATE			 (1L<<28)
2583 #define BNX2_CTX_CAM_CTRL_SEARCH			 (1L<<29)
2584 #define BNX2_CTX_CAM_CTRL_WRITE_REQ			 (1L<<30)
2585 #define BNX2_CTX_CAM_CTRL_READ_REQ			 (1L<<31)
2586 
2587 
2588 /*
2589  *  emac_reg definition
2590  *  offset: 0x1400
2591  */
2592 #define BNX2_EMAC_MODE					0x00001400
2593 #define BNX2_EMAC_MODE_RESET				 (1L<<0)
2594 #define BNX2_EMAC_MODE_HALF_DUPLEX			 (1L<<1)
2595 #define BNX2_EMAC_MODE_PORT				 (0x3L<<2)
2596 #define BNX2_EMAC_MODE_PORT_NONE			 (0L<<2)
2597 #define BNX2_EMAC_MODE_PORT_MII				 (1L<<2)
2598 #define BNX2_EMAC_MODE_PORT_GMII			 (2L<<2)
2599 #define BNX2_EMAC_MODE_PORT_MII_10M			 (3L<<2)
2600 #define BNX2_EMAC_MODE_MAC_LOOP				 (1L<<4)
2601 #define BNX2_EMAC_MODE_25G_MODE				 (1L<<5)
2602 #define BNX2_EMAC_MODE_TAGGED_MAC_CTL			 (1L<<7)
2603 #define BNX2_EMAC_MODE_TX_BURST				 (1L<<8)
2604 #define BNX2_EMAC_MODE_MAX_DEFER_DROP_ENA		 (1L<<9)
2605 #define BNX2_EMAC_MODE_EXT_LINK_POL			 (1L<<10)
2606 #define BNX2_EMAC_MODE_FORCE_LINK			 (1L<<11)
2607 #define BNX2_EMAC_MODE_SERDES_MODE			 (1L<<12)
2608 #define BNX2_EMAC_MODE_BOND_OVRD			 (1L<<13)
2609 #define BNX2_EMAC_MODE_MPKT				 (1L<<18)
2610 #define BNX2_EMAC_MODE_MPKT_RCVD			 (1L<<19)
2611 #define BNX2_EMAC_MODE_ACPI_RCVD			 (1L<<20)
2612 
2613 #define BNX2_EMAC_STATUS				0x00001404
2614 #define BNX2_EMAC_STATUS_LINK				 (1L<<11)
2615 #define BNX2_EMAC_STATUS_LINK_CHANGE			 (1L<<12)
2616 #define BNX2_EMAC_STATUS_SERDES_AUTONEG_COMPLETE	 (1L<<13)
2617 #define BNX2_EMAC_STATUS_SERDES_AUTONEG_CHANGE		 (1L<<14)
2618 #define BNX2_EMAC_STATUS_SERDES_NXT_PG_CHANGE		 (1L<<16)
2619 #define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0		 (1L<<17)
2620 #define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0_CHANGE	 (1L<<18)
2621 #define BNX2_EMAC_STATUS_MI_COMPLETE			 (1L<<22)
2622 #define BNX2_EMAC_STATUS_MI_INT				 (1L<<23)
2623 #define BNX2_EMAC_STATUS_AP_ERROR			 (1L<<24)
2624 #define BNX2_EMAC_STATUS_PARITY_ERROR_STATE		 (1L<<31)
2625 
2626 #define BNX2_EMAC_ATTENTION_ENA				0x00001408
2627 #define BNX2_EMAC_ATTENTION_ENA_LINK			 (1L<<11)
2628 #define BNX2_EMAC_ATTENTION_ENA_AUTONEG_CHANGE		 (1L<<14)
2629 #define BNX2_EMAC_ATTENTION_ENA_NXT_PG_CHANGE		 (1L<<16)
2630 #define BNX2_EMAC_ATTENTION_ENA_SERDES_RX_CONFIG_IS_0_CHANGE	 (1L<<18)
2631 #define BNX2_EMAC_ATTENTION_ENA_MI_COMPLETE		 (1L<<22)
2632 #define BNX2_EMAC_ATTENTION_ENA_MI_INT			 (1L<<23)
2633 #define BNX2_EMAC_ATTENTION_ENA_AP_ERROR		 (1L<<24)
2634 
2635 #define BNX2_EMAC_LED					0x0000140c
2636 #define BNX2_EMAC_LED_OVERRIDE				 (1L<<0)
2637 #define BNX2_EMAC_LED_1000MB_OVERRIDE			 (1L<<1)
2638 #define BNX2_EMAC_LED_100MB_OVERRIDE			 (1L<<2)
2639 #define BNX2_EMAC_LED_10MB_OVERRIDE			 (1L<<3)
2640 #define BNX2_EMAC_LED_TRAFFIC_OVERRIDE			 (1L<<4)
2641 #define BNX2_EMAC_LED_BLNK_TRAFFIC			 (1L<<5)
2642 #define BNX2_EMAC_LED_TRAFFIC				 (1L<<6)
2643 #define BNX2_EMAC_LED_1000MB				 (1L<<7)
2644 #define BNX2_EMAC_LED_100MB				 (1L<<8)
2645 #define BNX2_EMAC_LED_10MB				 (1L<<9)
2646 #define BNX2_EMAC_LED_TRAFFIC_STAT			 (1L<<10)
2647 #define BNX2_EMAC_LED_2500MB				 (1L<<11)
2648 #define BNX2_EMAC_LED_2500MB_OVERRIDE			 (1L<<12)
2649 #define BNX2_EMAC_LED_ACTIVITY_SEL			 (0x3L<<17)
2650 #define BNX2_EMAC_LED_ACTIVITY_SEL_0			 (0L<<17)
2651 #define BNX2_EMAC_LED_ACTIVITY_SEL_1			 (1L<<17)
2652 #define BNX2_EMAC_LED_ACTIVITY_SEL_2			 (2L<<17)
2653 #define BNX2_EMAC_LED_ACTIVITY_SEL_3			 (3L<<17)
2654 #define BNX2_EMAC_LED_BLNK_RATE				 (0xfffL<<19)
2655 #define BNX2_EMAC_LED_BLNK_RATE_ENA			 (1L<<31)
2656 
2657 #define BNX2_EMAC_MAC_MATCH0				0x00001410
2658 #define BNX2_EMAC_MAC_MATCH1				0x00001414
2659 #define BNX2_EMAC_MAC_MATCH2				0x00001418
2660 #define BNX2_EMAC_MAC_MATCH3				0x0000141c
2661 #define BNX2_EMAC_MAC_MATCH4				0x00001420
2662 #define BNX2_EMAC_MAC_MATCH5				0x00001424
2663 #define BNX2_EMAC_MAC_MATCH6				0x00001428
2664 #define BNX2_EMAC_MAC_MATCH7				0x0000142c
2665 #define BNX2_EMAC_MAC_MATCH8				0x00001430
2666 #define BNX2_EMAC_MAC_MATCH9				0x00001434
2667 #define BNX2_EMAC_MAC_MATCH10				0x00001438
2668 #define BNX2_EMAC_MAC_MATCH11				0x0000143c
2669 #define BNX2_EMAC_MAC_MATCH12				0x00001440
2670 #define BNX2_EMAC_MAC_MATCH13				0x00001444
2671 #define BNX2_EMAC_MAC_MATCH14				0x00001448
2672 #define BNX2_EMAC_MAC_MATCH15				0x0000144c
2673 #define BNX2_EMAC_MAC_MATCH16				0x00001450
2674 #define BNX2_EMAC_MAC_MATCH17				0x00001454
2675 #define BNX2_EMAC_MAC_MATCH18				0x00001458
2676 #define BNX2_EMAC_MAC_MATCH19				0x0000145c
2677 #define BNX2_EMAC_MAC_MATCH20				0x00001460
2678 #define BNX2_EMAC_MAC_MATCH21				0x00001464
2679 #define BNX2_EMAC_MAC_MATCH22				0x00001468
2680 #define BNX2_EMAC_MAC_MATCH23				0x0000146c
2681 #define BNX2_EMAC_MAC_MATCH24				0x00001470
2682 #define BNX2_EMAC_MAC_MATCH25				0x00001474
2683 #define BNX2_EMAC_MAC_MATCH26				0x00001478
2684 #define BNX2_EMAC_MAC_MATCH27				0x0000147c
2685 #define BNX2_EMAC_MAC_MATCH28				0x00001480
2686 #define BNX2_EMAC_MAC_MATCH29				0x00001484
2687 #define BNX2_EMAC_MAC_MATCH30				0x00001488
2688 #define BNX2_EMAC_MAC_MATCH31				0x0000148c
2689 #define BNX2_EMAC_BACKOFF_SEED				0x00001498
2690 #define BNX2_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED	 (0x3ffL<<0)
2691 
2692 #define BNX2_EMAC_RX_MTU_SIZE				0x0000149c
2693 #define BNX2_EMAC_RX_MTU_SIZE_MTU_SIZE			 (0xffffL<<0)
2694 #define BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA			 (1L<<31)
2695 
2696 #define BNX2_EMAC_SERDES_CNTL				0x000014a4
2697 #define BNX2_EMAC_SERDES_CNTL_RXR			 (0x7L<<0)
2698 #define BNX2_EMAC_SERDES_CNTL_RXG			 (0x3L<<3)
2699 #define BNX2_EMAC_SERDES_CNTL_RXCKSEL			 (1L<<6)
2700 #define BNX2_EMAC_SERDES_CNTL_TXBIAS			 (0x7L<<7)
2701 #define BNX2_EMAC_SERDES_CNTL_BGMAX			 (1L<<10)
2702 #define BNX2_EMAC_SERDES_CNTL_BGMIN			 (1L<<11)
2703 #define BNX2_EMAC_SERDES_CNTL_TXMODE			 (1L<<12)
2704 #define BNX2_EMAC_SERDES_CNTL_TXEDGE			 (1L<<13)
2705 #define BNX2_EMAC_SERDES_CNTL_SERDES_MODE		 (1L<<14)
2706 #define BNX2_EMAC_SERDES_CNTL_PLLTEST			 (1L<<15)
2707 #define BNX2_EMAC_SERDES_CNTL_CDET_EN			 (1L<<16)
2708 #define BNX2_EMAC_SERDES_CNTL_TBI_LBK			 (1L<<17)
2709 #define BNX2_EMAC_SERDES_CNTL_REMOTE_LBK		 (1L<<18)
2710 #define BNX2_EMAC_SERDES_CNTL_REV_PHASE			 (1L<<19)
2711 #define BNX2_EMAC_SERDES_CNTL_REGCTL12			 (0x3L<<20)
2712 #define BNX2_EMAC_SERDES_CNTL_REGCTL25			 (0x3L<<22)
2713 
2714 #define BNX2_EMAC_SERDES_STATUS				0x000014a8
2715 #define BNX2_EMAC_SERDES_STATUS_RX_STAT			 (0xffL<<0)
2716 #define BNX2_EMAC_SERDES_STATUS_COMMA_DET		 (1L<<8)
2717 
2718 #define BNX2_EMAC_MDIO_COMM				0x000014ac
2719 #define BNX2_EMAC_MDIO_COMM_DATA			 (0xffffL<<0)
2720 #define BNX2_EMAC_MDIO_COMM_REG_ADDR			 (0x1fL<<16)
2721 #define BNX2_EMAC_MDIO_COMM_PHY_ADDR			 (0x1fL<<21)
2722 #define BNX2_EMAC_MDIO_COMM_COMMAND			 (0x3L<<26)
2723 #define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0		 (0L<<26)
2724 #define BNX2_EMAC_MDIO_COMM_COMMAND_ADDRESS		 (0L<<26)
2725 #define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE		 (1L<<26)
2726 #define BNX2_EMAC_MDIO_COMM_COMMAND_READ		 (2L<<26)
2727 #define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_22_XI		 (1L<<26)
2728 #define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_45_XI		 (1L<<26)
2729 #define BNX2_EMAC_MDIO_COMM_COMMAND_READ_22_XI		 (2L<<26)
2730 #define BNX2_EMAC_MDIO_COMM_COMMAND_READ_INC_45_XI	 (2L<<26)
2731 #define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3		 (3L<<26)
2732 #define BNX2_EMAC_MDIO_COMM_COMMAND_READ_45		 (3L<<26)
2733 #define BNX2_EMAC_MDIO_COMM_FAIL			 (1L<<28)
2734 #define BNX2_EMAC_MDIO_COMM_START_BUSY			 (1L<<29)
2735 #define BNX2_EMAC_MDIO_COMM_DISEXT			 (1L<<30)
2736 
2737 #define BNX2_EMAC_MDIO_STATUS				0x000014b0
2738 #define BNX2_EMAC_MDIO_STATUS_LINK			 (1L<<0)
2739 #define BNX2_EMAC_MDIO_STATUS_10MB			 (1L<<1)
2740 
2741 #define BNX2_EMAC_MDIO_MODE				0x000014b4
2742 #define BNX2_EMAC_MDIO_MODE_SHORT_PREAMBLE		 (1L<<1)
2743 #define BNX2_EMAC_MDIO_MODE_AUTO_POLL			 (1L<<4)
2744 #define BNX2_EMAC_MDIO_MODE_BIT_BANG			 (1L<<8)
2745 #define BNX2_EMAC_MDIO_MODE_MDIO			 (1L<<9)
2746 #define BNX2_EMAC_MDIO_MODE_MDIO_OE			 (1L<<10)
2747 #define BNX2_EMAC_MDIO_MODE_MDC				 (1L<<11)
2748 #define BNX2_EMAC_MDIO_MODE_MDINT			 (1L<<12)
2749 #define BNX2_EMAC_MDIO_MODE_EXT_MDINT			 (1L<<13)
2750 #define BNX2_EMAC_MDIO_MODE_CLOCK_CNT			 (0x1fL<<16)
2751 #define BNX2_EMAC_MDIO_MODE_CLOCK_CNT_XI		 (0x3fL<<16)
2752 #define BNX2_EMAC_MDIO_MODE_CLAUSE_45_XI		 (1L<<31)
2753 
2754 #define BNX2_EMAC_MDIO_AUTO_STATUS			0x000014b8
2755 #define BNX2_EMAC_MDIO_AUTO_STATUS_AUTO_ERR		 (1L<<0)
2756 
2757 #define BNX2_EMAC_TX_MODE				0x000014bc
2758 #define BNX2_EMAC_TX_MODE_RESET				 (1L<<0)
2759 #define BNX2_EMAC_TX_MODE_CS16_TEST			 (1L<<2)
2760 #define BNX2_EMAC_TX_MODE_EXT_PAUSE_EN			 (1L<<3)
2761 #define BNX2_EMAC_TX_MODE_FLOW_EN			 (1L<<4)
2762 #define BNX2_EMAC_TX_MODE_BIG_BACKOFF			 (1L<<5)
2763 #define BNX2_EMAC_TX_MODE_LONG_PAUSE			 (1L<<6)
2764 #define BNX2_EMAC_TX_MODE_LINK_AWARE			 (1L<<7)
2765 
2766 #define BNX2_EMAC_TX_STATUS				0x000014c0
2767 #define BNX2_EMAC_TX_STATUS_XOFFED			 (1L<<0)
2768 #define BNX2_EMAC_TX_STATUS_XOFF_SENT			 (1L<<1)
2769 #define BNX2_EMAC_TX_STATUS_XON_SENT			 (1L<<2)
2770 #define BNX2_EMAC_TX_STATUS_LINK_UP			 (1L<<3)
2771 #define BNX2_EMAC_TX_STATUS_UNDERRUN			 (1L<<4)
2772 #define BNX2_EMAC_TX_STATUS_CS16_ERROR			 (1L<<5)
2773 
2774 #define BNX2_EMAC_TX_LENGTHS				0x000014c4
2775 #define BNX2_EMAC_TX_LENGTHS_SLOT			 (0xffL<<0)
2776 #define BNX2_EMAC_TX_LENGTHS_IPG			 (0xfL<<8)
2777 #define BNX2_EMAC_TX_LENGTHS_IPG_CRS			 (0x3L<<12)
2778 
2779 #define BNX2_EMAC_RX_MODE				0x000014c8
2780 #define BNX2_EMAC_RX_MODE_RESET				 (1L<<0)
2781 #define BNX2_EMAC_RX_MODE_FLOW_EN			 (1L<<2)
2782 #define BNX2_EMAC_RX_MODE_KEEP_MAC_CONTROL		 (1L<<3)
2783 #define BNX2_EMAC_RX_MODE_KEEP_PAUSE			 (1L<<4)
2784 #define BNX2_EMAC_RX_MODE_ACCEPT_OVERSIZE		 (1L<<5)
2785 #define BNX2_EMAC_RX_MODE_ACCEPT_RUNTS			 (1L<<6)
2786 #define BNX2_EMAC_RX_MODE_LLC_CHK			 (1L<<7)
2787 #define BNX2_EMAC_RX_MODE_PROMISCUOUS			 (1L<<8)
2788 #define BNX2_EMAC_RX_MODE_NO_CRC_CHK			 (1L<<9)
2789 #define BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG			 (1L<<10)
2790 #define BNX2_EMAC_RX_MODE_FILT_BROADCAST		 (1L<<11)
2791 #define BNX2_EMAC_RX_MODE_SORT_MODE			 (1L<<12)
2792 
2793 #define BNX2_EMAC_RX_STATUS				0x000014cc
2794 #define BNX2_EMAC_RX_STATUS_FFED			 (1L<<0)
2795 #define BNX2_EMAC_RX_STATUS_FF_RECEIVED			 (1L<<1)
2796 #define BNX2_EMAC_RX_STATUS_N_RECEIVED			 (1L<<2)
2797 
2798 #define BNX2_EMAC_MULTICAST_HASH0			0x000014d0
2799 #define BNX2_EMAC_MULTICAST_HASH1			0x000014d4
2800 #define BNX2_EMAC_MULTICAST_HASH2			0x000014d8
2801 #define BNX2_EMAC_MULTICAST_HASH3			0x000014dc
2802 #define BNX2_EMAC_MULTICAST_HASH4			0x000014e0
2803 #define BNX2_EMAC_MULTICAST_HASH5			0x000014e4
2804 #define BNX2_EMAC_MULTICAST_HASH6			0x000014e8
2805 #define BNX2_EMAC_MULTICAST_HASH7			0x000014ec
2806 #define BNX2_EMAC_CKSUM_ERROR_STATUS			0x000014f0
2807 #define BNX2_EMAC_CKSUM_ERROR_STATUS_CALCULATED		 (0xffffL<<0)
2808 #define BNX2_EMAC_CKSUM_ERROR_STATUS_EXPECTED		 (0xffffL<<16)
2809 
2810 #define BNX2_EMAC_RX_STAT_IFHCINOCTETS			0x00001500
2811 #define BNX2_EMAC_RX_STAT_IFHCINBADOCTETS		0x00001504
2812 #define BNX2_EMAC_RX_STAT_ETHERSTATSFRAGMENTS		0x00001508
2813 #define BNX2_EMAC_RX_STAT_IFHCINUCASTPKTS		0x0000150c
2814 #define BNX2_EMAC_RX_STAT_IFHCINMULTICASTPKTS		0x00001510
2815 #define BNX2_EMAC_RX_STAT_IFHCINBROADCASTPKTS		0x00001514
2816 #define BNX2_EMAC_RX_STAT_DOT3STATSFCSERRORS		0x00001518
2817 #define BNX2_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS	0x0000151c
2818 #define BNX2_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS	0x00001520
2819 #define BNX2_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED	0x00001524
2820 #define BNX2_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED	0x00001528
2821 #define BNX2_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED	0x0000152c
2822 #define BNX2_EMAC_RX_STAT_XOFFSTATEENTERED		0x00001530
2823 #define BNX2_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG	0x00001534
2824 #define BNX2_EMAC_RX_STAT_ETHERSTATSJABBERS		0x00001538
2825 #define BNX2_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS	0x0000153c
2826 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS	0x00001540
2827 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS	0x00001544
2828 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS	0x00001548
2829 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS	0x0000154c
2830 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS	0x00001550
2831 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS	0x00001554
2832 #define BNX2_EMAC_RX_STAT_ETHERSTATSPKTSOVER1522OCTETS	0x00001558
2833 #define BNX2_EMAC_RXMAC_DEBUG0				0x0000155c
2834 #define BNX2_EMAC_RXMAC_DEBUG1				0x00001560
2835 #define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT	 (1L<<0)
2836 #define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE		 (1L<<1)
2837 #define BNX2_EMAC_RXMAC_DEBUG1_BAD_CRC			 (1L<<2)
2838 #define BNX2_EMAC_RXMAC_DEBUG1_RX_ERROR			 (1L<<3)
2839 #define BNX2_EMAC_RXMAC_DEBUG1_ALIGN_ERROR		 (1L<<4)
2840 #define BNX2_EMAC_RXMAC_DEBUG1_LAST_DATA		 (1L<<5)
2841 #define BNX2_EMAC_RXMAC_DEBUG1_ODD_BYTE_START		 (1L<<6)
2842 #define BNX2_EMAC_RXMAC_DEBUG1_BYTE_COUNT		 (0xffffL<<7)
2843 #define BNX2_EMAC_RXMAC_DEBUG1_SLOT_TIME		 (0xffL<<23)
2844 
2845 #define BNX2_EMAC_RXMAC_DEBUG2				0x00001564
2846 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE			 (0x7L<<0)
2847 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE		 (0x0L<<0)
2848 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SFD		 (0x1L<<0)
2849 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DATA		 (0x2L<<0)
2850 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP		 (0x3L<<0)
2851 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_EXT		 (0x4L<<0)
2852 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DROP		 (0x5L<<0)
2853 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP		 (0x6L<<0)
2854 #define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_FC		 (0x7L<<0)
2855 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE		 (0xfL<<3)
2856 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE		 (0x0L<<3)
2857 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0		 (0x1L<<3)
2858 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1		 (0x2L<<3)
2859 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2		 (0x3L<<3)
2860 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3		 (0x4L<<3)
2861 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT		 (0x5L<<3)
2862 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT		 (0x6L<<3)
2863 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS		 (0x7L<<3)
2864 #define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST		 (0x8L<<3)
2865 #define BNX2_EMAC_RXMAC_DEBUG2_BYTE_IN			 (0xffL<<7)
2866 #define BNX2_EMAC_RXMAC_DEBUG2_FALSEC			 (1L<<15)
2867 #define BNX2_EMAC_RXMAC_DEBUG2_TAGGED			 (1L<<16)
2868 #define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE		 (1L<<18)
2869 #define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE		 (0L<<18)
2870 #define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED	 (1L<<18)
2871 #define BNX2_EMAC_RXMAC_DEBUG2_SE_COUNTER		 (0xfL<<19)
2872 #define BNX2_EMAC_RXMAC_DEBUG2_QUANTA			 (0x1fL<<23)
2873 
2874 #define BNX2_EMAC_RXMAC_DEBUG3				0x00001568
2875 #define BNX2_EMAC_RXMAC_DEBUG3_PAUSE_CTR		 (0xffffL<<0)
2876 #define BNX2_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR		 (0xffffL<<16)
2877 
2878 #define BNX2_EMAC_RXMAC_DEBUG4				0x0000156c
2879 #define BNX2_EMAC_RXMAC_DEBUG4_TYPE_FIELD		 (0xffffL<<0)
2880 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE		 (0x3fL<<16)
2881 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE		 (0x0L<<16)
2882 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2		 (0x1L<<16)
2883 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3		 (0x2L<<16)
2884 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI		 (0x3L<<16)
2885 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3		 (0x5L<<16)
2886 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1		 (0x6L<<16)
2887 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2		 (0x7L<<16)
2888 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2		 (0x7L<<16)
2889 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3		 (0x8L<<16)
2890 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2		 (0x9L<<16)
2891 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3		 (0xaL<<16)
2892 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1	 (0xeL<<16)
2893 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2	 (0xfL<<16)
2894 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK	 (0x10L<<16)
2895 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC		 (0x11L<<16)
2896 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2		 (0x12L<<16)
2897 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3		 (0x13L<<16)
2898 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1		 (0x14L<<16)
2899 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2		 (0x15L<<16)
2900 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3		 (0x16L<<16)
2901 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE		 (0x17L<<16)
2902 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC		 (0x18L<<16)
2903 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE		 (0x19L<<16)
2904 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD		 (0x1aL<<16)
2905 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC		 (0x1bL<<16)
2906 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH		 (0x1cL<<16)
2907 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF		 (0x1dL<<16)
2908 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XON		 (0x1eL<<16)
2909 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED	 (0x1fL<<16)
2910 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED	 (0x20L<<16)
2911 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE		 (0x21L<<16)
2912 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL		 (0x22L<<16)
2913 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1		 (0x23L<<16)
2914 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2		 (0x24L<<16)
2915 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3		 (0x25L<<16)
2916 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE		 (0x26L<<16)
2917 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE	 (0x27L<<16)
2918 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL		 (0x28L<<16)
2919 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE		 (0x29L<<16)
2920 #define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP		 (0x2aL<<16)
2921 #define BNX2_EMAC_RXMAC_DEBUG4_DROP_PKT			 (1L<<22)
2922 #define BNX2_EMAC_RXMAC_DEBUG4_SLOT_FILLED		 (1L<<23)
2923 #define BNX2_EMAC_RXMAC_DEBUG4_FALSE_CARRIER		 (1L<<24)
2924 #define BNX2_EMAC_RXMAC_DEBUG4_LAST_DATA		 (1L<<25)
2925 #define BNX2_EMAC_RXMAC_DEBUG4_SFD_FOUND		 (1L<<26)
2926 #define BNX2_EMAC_RXMAC_DEBUG4_ADVANCE			 (1L<<27)
2927 #define BNX2_EMAC_RXMAC_DEBUG4_START			 (1L<<28)
2928 
2929 #define BNX2_EMAC_RXMAC_DEBUG5				0x00001570
2930 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM			 (0x7L<<0)
2931 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE		 (0L<<0)
2932 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF	 (1L<<0)
2933 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT	 (2L<<0)
2934 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC	 (3L<<0)
2935 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE	 (4L<<0)
2936 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL	 (5L<<0)
2937 #define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT	 (6L<<0)
2938 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1		 (0x7L<<4)
2939 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW		 (0x0L<<4)
2940 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT		 (0x1L<<4)
2941 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF		 (0x2L<<4)
2942 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF		 (0x3L<<4)
2943 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF		 (0x4L<<4)
2944 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF		 (0x6L<<4)
2945 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF		 (0x7L<<4)
2946 #define BNX2_EMAC_RXMAC_DEBUG5_EOF_DETECTED		 (1L<<7)
2947 #define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF0		 (0x7L<<8)
2948 #define BNX2_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL	 (1L<<11)
2949 #define BNX2_EMAC_RXMAC_DEBUG5_LOAD_CCODE		 (1L<<12)
2950 #define BNX2_EMAC_RXMAC_DEBUG5_LOAD_DATA		 (1L<<13)
2951 #define BNX2_EMAC_RXMAC_DEBUG5_LOAD_STAT		 (1L<<14)
2952 #define BNX2_EMAC_RXMAC_DEBUG5_CLR_STAT			 (1L<<15)
2953 #define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE		 (0x3L<<16)
2954 #define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT		 (1L<<19)
2955 #define BNX2_EMAC_RXMAC_DEBUG5_FMLEN			 (0xfffL<<20)
2956 
2957 #define BNX2_EMAC_RX_STAT_FALSECARRIERERRORS		0x00001574
2958 #define BNX2_EMAC_RX_STAT_AC0				0x00001580
2959 #define BNX2_EMAC_RX_STAT_AC1				0x00001584
2960 #define BNX2_EMAC_RX_STAT_AC2				0x00001588
2961 #define BNX2_EMAC_RX_STAT_AC3				0x0000158c
2962 #define BNX2_EMAC_RX_STAT_AC4				0x00001590
2963 #define BNX2_EMAC_RX_STAT_AC5				0x00001594
2964 #define BNX2_EMAC_RX_STAT_AC6				0x00001598
2965 #define BNX2_EMAC_RX_STAT_AC7				0x0000159c
2966 #define BNX2_EMAC_RX_STAT_AC8				0x000015a0
2967 #define BNX2_EMAC_RX_STAT_AC9				0x000015a4
2968 #define BNX2_EMAC_RX_STAT_AC10				0x000015a8
2969 #define BNX2_EMAC_RX_STAT_AC11				0x000015ac
2970 #define BNX2_EMAC_RX_STAT_AC12				0x000015b0
2971 #define BNX2_EMAC_RX_STAT_AC13				0x000015b4
2972 #define BNX2_EMAC_RX_STAT_AC14				0x000015b8
2973 #define BNX2_EMAC_RX_STAT_AC15				0x000015bc
2974 #define BNX2_EMAC_RX_STAT_AC16				0x000015c0
2975 #define BNX2_EMAC_RX_STAT_AC17				0x000015c4
2976 #define BNX2_EMAC_RX_STAT_AC18				0x000015c8
2977 #define BNX2_EMAC_RX_STAT_AC19				0x000015cc
2978 #define BNX2_EMAC_RX_STAT_AC20				0x000015d0
2979 #define BNX2_EMAC_RX_STAT_AC21				0x000015d4
2980 #define BNX2_EMAC_RX_STAT_AC22				0x000015d8
2981 #define BNX2_EMAC_RXMAC_SUC_DBG_OVERRUNVEC		0x000015dc
2982 #define BNX2_EMAC_RX_STAT_AC_28				0x000015f4
2983 #define BNX2_EMAC_TX_STAT_IFHCOUTOCTETS			0x00001600
2984 #define BNX2_EMAC_TX_STAT_IFHCOUTBADOCTETS		0x00001604
2985 #define BNX2_EMAC_TX_STAT_ETHERSTATSCOLLISIONS		0x00001608
2986 #define BNX2_EMAC_TX_STAT_OUTXONSENT			0x0000160c
2987 #define BNX2_EMAC_TX_STAT_OUTXOFFSENT			0x00001610
2988 #define BNX2_EMAC_TX_STAT_FLOWCONTROLDONE		0x00001614
2989 #define BNX2_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES	0x00001618
2990 #define BNX2_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES	0x0000161c
2991 #define BNX2_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS	0x00001620
2992 #define BNX2_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS	0x00001624
2993 #define BNX2_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS	0x00001628
2994 #define BNX2_EMAC_TX_STAT_IFHCOUTUCASTPKTS		0x0000162c
2995 #define BNX2_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS		0x00001630
2996 #define BNX2_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS		0x00001634
2997 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS	0x00001638
2998 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS	0x0000163c
2999 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS	0x00001640
3000 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS	0x00001644
3001 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS	0x00001648
3002 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS	0x0000164c
3003 #define BNX2_EMAC_TX_STAT_ETHERSTATSPKTSOVER1522OCTETS	0x00001650
3004 #define BNX2_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS	0x00001654
3005 #define BNX2_EMAC_TXMAC_DEBUG0				0x00001658
3006 #define BNX2_EMAC_TXMAC_DEBUG1				0x0000165c
3007 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE		 (0xfL<<0)
3008 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE		 (0x0L<<0)
3009 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_START0		 (0x1L<<0)
3010 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0		 (0x4L<<0)
3011 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1		 (0x5L<<0)
3012 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2		 (0x6L<<0)
3013 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3		 (0x7L<<0)
3014 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0		 (0x8L<<0)
3015 #define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1		 (0x9L<<0)
3016 #define BNX2_EMAC_TXMAC_DEBUG1_CRS_ENABLE		 (1L<<4)
3017 #define BNX2_EMAC_TXMAC_DEBUG1_BAD_CRC			 (1L<<5)
3018 #define BNX2_EMAC_TXMAC_DEBUG1_SE_COUNTER		 (0xfL<<6)
3019 #define BNX2_EMAC_TXMAC_DEBUG1_SEND_PAUSE		 (1L<<10)
3020 #define BNX2_EMAC_TXMAC_DEBUG1_LATE_COLLISION		 (1L<<11)
3021 #define BNX2_EMAC_TXMAC_DEBUG1_MAX_DEFER		 (1L<<12)
3022 #define BNX2_EMAC_TXMAC_DEBUG1_DEFERRED			 (1L<<13)
3023 #define BNX2_EMAC_TXMAC_DEBUG1_ONE_BYTE			 (1L<<14)
3024 #define BNX2_EMAC_TXMAC_DEBUG1_IPG_TIME			 (0xfL<<15)
3025 #define BNX2_EMAC_TXMAC_DEBUG1_SLOT_TIME		 (0xffL<<19)
3026 
3027 #define BNX2_EMAC_TXMAC_DEBUG2				0x00001660
3028 #define BNX2_EMAC_TXMAC_DEBUG2_BACK_OFF			 (0x3ffL<<0)
3029 #define BNX2_EMAC_TXMAC_DEBUG2_BYTE_COUNT		 (0xffffL<<10)
3030 #define BNX2_EMAC_TXMAC_DEBUG2_COL_COUNT		 (0x1fL<<26)
3031 #define BNX2_EMAC_TXMAC_DEBUG2_COL_BIT			 (1L<<31)
3032 
3033 #define BNX2_EMAC_TXMAC_DEBUG3				0x00001664
3034 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE			 (0xfL<<0)
3035 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE		 (0x0L<<0)
3036 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1		 (0x1L<<0)
3037 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2		 (0x2L<<0)
3038 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SFD		 (0x3L<<0)
3039 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_DATA		 (0x4L<<0)
3040 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1		 (0x5L<<0)
3041 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2		 (0x6L<<0)
3042 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EXT		 (0x7L<<0)
3043 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATB		 (0x8L<<0)
3044 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATG		 (0x9L<<0)
3045 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_JAM		 (0xaL<<0)
3046 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM		 (0xbL<<0)
3047 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM		 (0xcL<<0)
3048 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT		 (0xdL<<0)
3049 #define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF		 (0xeL<<0)
3050 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE		 (0x7L<<4)
3051 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE		 (0x0L<<4)
3052 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT		 (0x1L<<4)
3053 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI		 (0x2L<<4)
3054 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_MC		 (0x3L<<4)
3055 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2		 (0x4L<<4)
3056 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3		 (0x5L<<4)
3057 #define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC		 (0x6L<<4)
3058 #define BNX2_EMAC_TXMAC_DEBUG3_CRS_DONE			 (1L<<7)
3059 #define BNX2_EMAC_TXMAC_DEBUG3_XOFF			 (1L<<8)
3060 #define BNX2_EMAC_TXMAC_DEBUG3_SE_COUNTER		 (0xfL<<9)
3061 #define BNX2_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER		 (0x1fL<<13)
3062 
3063 #define BNX2_EMAC_TXMAC_DEBUG4				0x00001668
3064 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER		 (0xffffL<<0)
3065 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE		 (0xfL<<16)
3066 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE		 (0x0L<<16)
3067 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1		 (0x2L<<16)
3068 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2		 (0x3L<<16)
3069 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3		 (0x4L<<16)
3070 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2		 (0x5L<<16)
3071 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3		 (0x6L<<16)
3072 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1		 (0x7L<<16)
3073 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1		 (0x8L<<16)
3074 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2		 (0x9L<<16)
3075 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME		 (0xaL<<16)
3076 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE		 (0xcL<<16)
3077 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT		 (0xdL<<16)
3078 #define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD		 (0xeL<<16)
3079 #define BNX2_EMAC_TXMAC_DEBUG4_STATS0_VALID		 (1L<<20)
3080 #define BNX2_EMAC_TXMAC_DEBUG4_APPEND_CRC		 (1L<<21)
3081 #define BNX2_EMAC_TXMAC_DEBUG4_SLOT_FILLED		 (1L<<22)
3082 #define BNX2_EMAC_TXMAC_DEBUG4_MAX_DEFER		 (1L<<23)
3083 #define BNX2_EMAC_TXMAC_DEBUG4_SEND_EXTEND		 (1L<<24)
3084 #define BNX2_EMAC_TXMAC_DEBUG4_SEND_PADDING		 (1L<<25)
3085 #define BNX2_EMAC_TXMAC_DEBUG4_EOF_LOC			 (1L<<26)
3086 #define BNX2_EMAC_TXMAC_DEBUG4_COLLIDING		 (1L<<27)
3087 #define BNX2_EMAC_TXMAC_DEBUG4_COL_IN			 (1L<<28)
3088 #define BNX2_EMAC_TXMAC_DEBUG4_BURSTING			 (1L<<29)
3089 #define BNX2_EMAC_TXMAC_DEBUG4_ADVANCE			 (1L<<30)
3090 #define BNX2_EMAC_TXMAC_DEBUG4_GO			 (1L<<31)
3091 
3092 #define BNX2_EMAC_TX_STAT_AC0				0x00001680
3093 #define BNX2_EMAC_TX_STAT_AC1				0x00001684
3094 #define BNX2_EMAC_TX_STAT_AC2				0x00001688
3095 #define BNX2_EMAC_TX_STAT_AC3				0x0000168c
3096 #define BNX2_EMAC_TX_STAT_AC4				0x00001690
3097 #define BNX2_EMAC_TX_STAT_AC5				0x00001694
3098 #define BNX2_EMAC_TX_STAT_AC6				0x00001698
3099 #define BNX2_EMAC_TX_STAT_AC7				0x0000169c
3100 #define BNX2_EMAC_TX_STAT_AC8				0x000016a0
3101 #define BNX2_EMAC_TX_STAT_AC9				0x000016a4
3102 #define BNX2_EMAC_TX_STAT_AC10				0x000016a8
3103 #define BNX2_EMAC_TX_STAT_AC11				0x000016ac
3104 #define BNX2_EMAC_TX_STAT_AC12				0x000016b0
3105 #define BNX2_EMAC_TX_STAT_AC13				0x000016b4
3106 #define BNX2_EMAC_TX_STAT_AC14				0x000016b8
3107 #define BNX2_EMAC_TX_STAT_AC15				0x000016bc
3108 #define BNX2_EMAC_TX_STAT_AC16				0x000016c0
3109 #define BNX2_EMAC_TX_STAT_AC17				0x000016c4
3110 #define BNX2_EMAC_TX_STAT_AC18				0x000016c8
3111 #define BNX2_EMAC_TX_STAT_AC19				0x000016cc
3112 #define BNX2_EMAC_TX_STAT_AC20				0x000016d0
3113 #define BNX2_EMAC_TXMAC_SUC_DBG_OVERRUNVEC		0x000016d8
3114 #define BNX2_EMAC_TX_RATE_LIMIT_CTRL			0x000016fc
3115 #define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_INC	 (0x7fL<<0)
3116 #define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_NUM	 (0x7fL<<16)
3117 #define BNX2_EMAC_TX_RATE_LIMIT_CTRL_RATE_LIMITER_EN	 (1L<<31)
3118 
3119 
3120 /*
3121  *  rpm_reg definition
3122  *  offset: 0x1800
3123  */
3124 #define BNX2_RPM_COMMAND				0x00001800
3125 #define BNX2_RPM_COMMAND_ENABLED			 (1L<<0)
3126 #define BNX2_RPM_COMMAND_OVERRUN_ABORT			 (1L<<4)
3127 
3128 #define BNX2_RPM_STATUS					0x00001804
3129 #define BNX2_RPM_STATUS_MBUF_WAIT			 (1L<<0)
3130 #define BNX2_RPM_STATUS_FREE_WAIT			 (1L<<1)
3131 
3132 #define BNX2_RPM_CONFIG					0x00001808
3133 #define BNX2_RPM_CONFIG_NO_PSD_HDR_CKSUM		 (1L<<0)
3134 #define BNX2_RPM_CONFIG_ACPI_ENA			 (1L<<1)
3135 #define BNX2_RPM_CONFIG_ACPI_KEEP			 (1L<<2)
3136 #define BNX2_RPM_CONFIG_MP_KEEP				 (1L<<3)
3137 #define BNX2_RPM_CONFIG_SORT_VECT_VAL			 (0xfL<<4)
3138 #define BNX2_RPM_CONFIG_DISABLE_WOL_ASSERT		 (1L<<30)
3139 #define BNX2_RPM_CONFIG_IGNORE_VLAN			 (1L<<31)
3140 
3141 #define BNX2_RPM_MGMT_PKT_CTRL				0x0000180c
3142 #define BNX2_RPM_MGMT_PKT_CTRL_MGMT_SORT		 (0xfL<<0)
3143 #define BNX2_RPM_MGMT_PKT_CTRL_MGMT_RULE		 (0xfL<<4)
3144 #define BNX2_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN		 (1L<<30)
3145 #define BNX2_RPM_MGMT_PKT_CTRL_MGMT_EN			 (1L<<31)
3146 
3147 #define BNX2_RPM_VLAN_MATCH0				0x00001810
3148 #define BNX2_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE	 (0xfffL<<0)
3149 
3150 #define BNX2_RPM_VLAN_MATCH1				0x00001814
3151 #define BNX2_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE	 (0xfffL<<0)
3152 
3153 #define BNX2_RPM_VLAN_MATCH2				0x00001818
3154 #define BNX2_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE	 (0xfffL<<0)
3155 
3156 #define BNX2_RPM_VLAN_MATCH3				0x0000181c
3157 #define BNX2_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE	 (0xfffL<<0)
3158 
3159 #define BNX2_RPM_SORT_USER0				0x00001820
3160 #define BNX2_RPM_SORT_USER0_PM_EN			 (0xffffL<<0)
3161 #define BNX2_RPM_SORT_USER0_BC_EN			 (1L<<16)
3162 #define BNX2_RPM_SORT_USER0_MC_EN			 (1L<<17)
3163 #define BNX2_RPM_SORT_USER0_MC_HSH_EN			 (1L<<18)
3164 #define BNX2_RPM_SORT_USER0_PROM_EN			 (1L<<19)
3165 #define BNX2_RPM_SORT_USER0_VLAN_EN			 (0xfL<<20)
3166 #define BNX2_RPM_SORT_USER0_PROM_VLAN			 (1L<<24)
3167 #define BNX2_RPM_SORT_USER0_VLAN_NOTMATCH		 (1L<<25)
3168 #define BNX2_RPM_SORT_USER0_ENA				 (1L<<31)
3169 
3170 #define BNX2_RPM_SORT_USER1				0x00001824
3171 #define BNX2_RPM_SORT_USER1_PM_EN			 (0xffffL<<0)
3172 #define BNX2_RPM_SORT_USER1_BC_EN			 (1L<<16)
3173 #define BNX2_RPM_SORT_USER1_MC_EN			 (1L<<17)
3174 #define BNX2_RPM_SORT_USER1_MC_HSH_EN			 (1L<<18)
3175 #define BNX2_RPM_SORT_USER1_PROM_EN			 (1L<<19)
3176 #define BNX2_RPM_SORT_USER1_VLAN_EN			 (0xfL<<20)
3177 #define BNX2_RPM_SORT_USER1_PROM_VLAN			 (1L<<24)
3178 #define BNX2_RPM_SORT_USER1_ENA				 (1L<<31)
3179 
3180 #define BNX2_RPM_SORT_USER2				0x00001828
3181 #define BNX2_RPM_SORT_USER2_PM_EN			 (0xffffL<<0)
3182 #define BNX2_RPM_SORT_USER2_BC_EN			 (1L<<16)
3183 #define BNX2_RPM_SORT_USER2_MC_EN			 (1L<<17)
3184 #define BNX2_RPM_SORT_USER2_MC_HSH_EN			 (1L<<18)
3185 #define BNX2_RPM_SORT_USER2_PROM_EN			 (1L<<19)
3186 #define BNX2_RPM_SORT_USER2_VLAN_EN			 (0xfL<<20)
3187 #define BNX2_RPM_SORT_USER2_PROM_VLAN			 (1L<<24)
3188 #define BNX2_RPM_SORT_USER2_ENA				 (1L<<31)
3189 
3190 #define BNX2_RPM_SORT_USER3				0x0000182c
3191 #define BNX2_RPM_SORT_USER3_PM_EN			 (0xffffL<<0)
3192 #define BNX2_RPM_SORT_USER3_BC_EN			 (1L<<16)
3193 #define BNX2_RPM_SORT_USER3_MC_EN			 (1L<<17)
3194 #define BNX2_RPM_SORT_USER3_MC_HSH_EN			 (1L<<18)
3195 #define BNX2_RPM_SORT_USER3_PROM_EN			 (1L<<19)
3196 #define BNX2_RPM_SORT_USER3_VLAN_EN			 (0xfL<<20)
3197 #define BNX2_RPM_SORT_USER3_PROM_VLAN			 (1L<<24)
3198 #define BNX2_RPM_SORT_USER3_ENA				 (1L<<31)
3199 
3200 #define BNX2_RPM_STAT_L2_FILTER_DISCARDS		0x00001840
3201 #define BNX2_RPM_STAT_RULE_CHECKER_DISCARDS		0x00001844
3202 #define BNX2_RPM_STAT_IFINFTQDISCARDS			0x00001848
3203 #define BNX2_RPM_STAT_IFINMBUFDISCARD			0x0000184c
3204 #define BNX2_RPM_STAT_RULE_CHECKER_P4_HIT		0x00001850
3205 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0		0x00001854
3206 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN	 (0xffL<<0)
3207 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER	 (0xffL<<16)
3208 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3209 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_EN	 (1L<<31)
3210 
3211 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1		0x00001858
3212 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN	 (0xffL<<0)
3213 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER	 (0xffL<<16)
3214 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3215 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_EN	 (1L<<31)
3216 
3217 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2		0x0000185c
3218 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN	 (0xffL<<0)
3219 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER	 (0xffL<<16)
3220 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3221 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_EN	 (1L<<31)
3222 
3223 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3		0x00001860
3224 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN	 (0xffL<<0)
3225 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER	 (0xffL<<16)
3226 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3227 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_EN	 (1L<<31)
3228 
3229 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4		0x00001864
3230 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN	 (0xffL<<0)
3231 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER	 (0xffL<<16)
3232 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3233 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_EN	 (1L<<31)
3234 
3235 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5		0x00001868
3236 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN	 (0xffL<<0)
3237 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER	 (0xffL<<16)
3238 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3239 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_EN	 (1L<<31)
3240 
3241 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6		0x0000186c
3242 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN	 (0xffL<<0)
3243 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER	 (0xffL<<16)
3244 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3245 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_EN	 (1L<<31)
3246 
3247 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7		0x00001870
3248 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN	 (0xffL<<0)
3249 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER	 (0xffL<<16)
3250 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN_TYPE	 (1L<<30)
3251 #define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_EN	 (1L<<31)
3252 
3253 #define BNX2_RPM_STAT_AC0				0x00001880
3254 #define BNX2_RPM_STAT_AC1				0x00001884
3255 #define BNX2_RPM_STAT_AC2				0x00001888
3256 #define BNX2_RPM_STAT_AC3				0x0000188c
3257 #define BNX2_RPM_STAT_AC4				0x00001890
3258 #define BNX2_RPM_RC_CNTL_16				0x000018e0
3259 #define BNX2_RPM_RC_CNTL_16_OFFSET			 (0xffL<<0)
3260 #define BNX2_RPM_RC_CNTL_16_CLASS			 (0x7L<<8)
3261 #define BNX2_RPM_RC_CNTL_16_PRIORITY			 (1L<<11)
3262 #define BNX2_RPM_RC_CNTL_16_P4				 (1L<<12)
3263 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE			 (0x7L<<13)
3264 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_START		 (0L<<13)
3265 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_IP			 (1L<<13)
3266 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP		 (2L<<13)
3267 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_UDP		 (3L<<13)
3268 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_DATA		 (4L<<13)
3269 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP_UDP		 (5L<<13)
3270 #define BNX2_RPM_RC_CNTL_16_HDR_TYPE_ICMPV6		 (6L<<13)
3271 #define BNX2_RPM_RC_CNTL_16_COMP			 (0x3L<<16)
3272 #define BNX2_RPM_RC_CNTL_16_COMP_EQUAL			 (0L<<16)
3273 #define BNX2_RPM_RC_CNTL_16_COMP_NEQUAL			 (1L<<16)
3274 #define BNX2_RPM_RC_CNTL_16_COMP_GREATER		 (2L<<16)
3275 #define BNX2_RPM_RC_CNTL_16_COMP_LESS			 (3L<<16)
3276 #define BNX2_RPM_RC_CNTL_16_MAP				 (1L<<18)
3277 #define BNX2_RPM_RC_CNTL_16_SBIT			 (1L<<19)
3278 #define BNX2_RPM_RC_CNTL_16_CMDSEL			 (0x1fL<<20)
3279 #define BNX2_RPM_RC_CNTL_16_DISCARD			 (1L<<25)
3280 #define BNX2_RPM_RC_CNTL_16_MASK			 (1L<<26)
3281 #define BNX2_RPM_RC_CNTL_16_P1				 (1L<<27)
3282 #define BNX2_RPM_RC_CNTL_16_P2				 (1L<<28)
3283 #define BNX2_RPM_RC_CNTL_16_P3				 (1L<<29)
3284 #define BNX2_RPM_RC_CNTL_16_NBIT			 (1L<<30)
3285 
3286 #define BNX2_RPM_RC_VALUE_MASK_16			0x000018e4
3287 #define BNX2_RPM_RC_VALUE_MASK_16_VALUE			 (0xffffL<<0)
3288 #define BNX2_RPM_RC_VALUE_MASK_16_MASK			 (0xffffL<<16)
3289 
3290 #define BNX2_RPM_RC_CNTL_17				0x000018e8
3291 #define BNX2_RPM_RC_CNTL_17_OFFSET			 (0xffL<<0)
3292 #define BNX2_RPM_RC_CNTL_17_CLASS			 (0x7L<<8)
3293 #define BNX2_RPM_RC_CNTL_17_PRIORITY			 (1L<<11)
3294 #define BNX2_RPM_RC_CNTL_17_P4				 (1L<<12)
3295 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE			 (0x7L<<13)
3296 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_START		 (0L<<13)
3297 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_IP			 (1L<<13)
3298 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP		 (2L<<13)
3299 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_UDP		 (3L<<13)
3300 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_DATA		 (4L<<13)
3301 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP_UDP		 (5L<<13)
3302 #define BNX2_RPM_RC_CNTL_17_HDR_TYPE_ICMPV6		 (6L<<13)
3303 #define BNX2_RPM_RC_CNTL_17_COMP			 (0x3L<<16)
3304 #define BNX2_RPM_RC_CNTL_17_COMP_EQUAL			 (0L<<16)
3305 #define BNX2_RPM_RC_CNTL_17_COMP_NEQUAL			 (1L<<16)
3306 #define BNX2_RPM_RC_CNTL_17_COMP_GREATER		 (2L<<16)
3307 #define BNX2_RPM_RC_CNTL_17_COMP_LESS			 (3L<<16)
3308 #define BNX2_RPM_RC_CNTL_17_MAP				 (1L<<18)
3309 #define BNX2_RPM_RC_CNTL_17_SBIT			 (1L<<19)
3310 #define BNX2_RPM_RC_CNTL_17_CMDSEL			 (0x1fL<<20)
3311 #define BNX2_RPM_RC_CNTL_17_DISCARD			 (1L<<25)
3312 #define BNX2_RPM_RC_CNTL_17_MASK			 (1L<<26)
3313 #define BNX2_RPM_RC_CNTL_17_P1				 (1L<<27)
3314 #define BNX2_RPM_RC_CNTL_17_P2				 (1L<<28)
3315 #define BNX2_RPM_RC_CNTL_17_P3				 (1L<<29)
3316 #define BNX2_RPM_RC_CNTL_17_NBIT			 (1L<<30)
3317 
3318 #define BNX2_RPM_RC_VALUE_MASK_17			0x000018ec
3319 #define BNX2_RPM_RC_VALUE_MASK_17_VALUE			 (0xffffL<<0)
3320 #define BNX2_RPM_RC_VALUE_MASK_17_MASK			 (0xffffL<<16)
3321 
3322 #define BNX2_RPM_RC_CNTL_18				0x000018f0
3323 #define BNX2_RPM_RC_CNTL_18_OFFSET			 (0xffL<<0)
3324 #define BNX2_RPM_RC_CNTL_18_CLASS			 (0x7L<<8)
3325 #define BNX2_RPM_RC_CNTL_18_PRIORITY			 (1L<<11)
3326 #define BNX2_RPM_RC_CNTL_18_P4				 (1L<<12)
3327 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE			 (0x7L<<13)
3328 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_START		 (0L<<13)
3329 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_IP			 (1L<<13)
3330 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP		 (2L<<13)
3331 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_UDP		 (3L<<13)
3332 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_DATA		 (4L<<13)
3333 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP_UDP		 (5L<<13)
3334 #define BNX2_RPM_RC_CNTL_18_HDR_TYPE_ICMPV6		 (6L<<13)
3335 #define BNX2_RPM_RC_CNTL_18_COMP			 (0x3L<<16)
3336 #define BNX2_RPM_RC_CNTL_18_COMP_EQUAL			 (0L<<16)
3337 #define BNX2_RPM_RC_CNTL_18_COMP_NEQUAL			 (1L<<16)
3338 #define BNX2_RPM_RC_CNTL_18_COMP_GREATER		 (2L<<16)
3339 #define BNX2_RPM_RC_CNTL_18_COMP_LESS			 (3L<<16)
3340 #define BNX2_RPM_RC_CNTL_18_MAP				 (1L<<18)
3341 #define BNX2_RPM_RC_CNTL_18_SBIT			 (1L<<19)
3342 #define BNX2_RPM_RC_CNTL_18_CMDSEL			 (0x1fL<<20)
3343 #define BNX2_RPM_RC_CNTL_18_DISCARD			 (1L<<25)
3344 #define BNX2_RPM_RC_CNTL_18_MASK			 (1L<<26)
3345 #define BNX2_RPM_RC_CNTL_18_P1				 (1L<<27)
3346 #define BNX2_RPM_RC_CNTL_18_P2				 (1L<<28)
3347 #define BNX2_RPM_RC_CNTL_18_P3				 (1L<<29)
3348 #define BNX2_RPM_RC_CNTL_18_NBIT			 (1L<<30)
3349 
3350 #define BNX2_RPM_RC_VALUE_MASK_18			0x000018f4
3351 #define BNX2_RPM_RC_VALUE_MASK_18_VALUE			 (0xffffL<<0)
3352 #define BNX2_RPM_RC_VALUE_MASK_18_MASK			 (0xffffL<<16)
3353 
3354 #define BNX2_RPM_RC_CNTL_19				0x000018f8
3355 #define BNX2_RPM_RC_CNTL_19_OFFSET			 (0xffL<<0)
3356 #define BNX2_RPM_RC_CNTL_19_CLASS			 (0x7L<<8)
3357 #define BNX2_RPM_RC_CNTL_19_PRIORITY			 (1L<<11)
3358 #define BNX2_RPM_RC_CNTL_19_P4				 (1L<<12)
3359 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE			 (0x7L<<13)
3360 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_START		 (0L<<13)
3361 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_IP			 (1L<<13)
3362 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP		 (2L<<13)
3363 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_UDP		 (3L<<13)
3364 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_DATA		 (4L<<13)
3365 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP_UDP		 (5L<<13)
3366 #define BNX2_RPM_RC_CNTL_19_HDR_TYPE_ICMPV6		 (6L<<13)
3367 #define BNX2_RPM_RC_CNTL_19_COMP			 (0x3L<<16)
3368 #define BNX2_RPM_RC_CNTL_19_COMP_EQUAL			 (0L<<16)
3369 #define BNX2_RPM_RC_CNTL_19_COMP_NEQUAL			 (1L<<16)
3370 #define BNX2_RPM_RC_CNTL_19_COMP_GREATER		 (2L<<16)
3371 #define BNX2_RPM_RC_CNTL_19_COMP_LESS			 (3L<<16)
3372 #define BNX2_RPM_RC_CNTL_19_MAP				 (1L<<18)
3373 #define BNX2_RPM_RC_CNTL_19_SBIT			 (1L<<19)
3374 #define BNX2_RPM_RC_CNTL_19_CMDSEL			 (0x1fL<<20)
3375 #define BNX2_RPM_RC_CNTL_19_DISCARD			 (1L<<25)
3376 #define BNX2_RPM_RC_CNTL_19_MASK			 (1L<<26)
3377 #define BNX2_RPM_RC_CNTL_19_P1				 (1L<<27)
3378 #define BNX2_RPM_RC_CNTL_19_P2				 (1L<<28)
3379 #define BNX2_RPM_RC_CNTL_19_P3				 (1L<<29)
3380 #define BNX2_RPM_RC_CNTL_19_NBIT			 (1L<<30)
3381 
3382 #define BNX2_RPM_RC_VALUE_MASK_19			0x000018fc
3383 #define BNX2_RPM_RC_VALUE_MASK_19_VALUE			 (0xffffL<<0)
3384 #define BNX2_RPM_RC_VALUE_MASK_19_MASK			 (0xffffL<<16)
3385 
3386 #define BNX2_RPM_RC_CNTL_0				0x00001900
3387 #define BNX2_RPM_RC_CNTL_0_OFFSET			 (0xffL<<0)
3388 #define BNX2_RPM_RC_CNTL_0_CLASS			 (0x7L<<8)
3389 #define BNX2_RPM_RC_CNTL_0_PRIORITY			 (1L<<11)
3390 #define BNX2_RPM_RC_CNTL_0_P4				 (1L<<12)
3391 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE			 (0x7L<<13)
3392 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_START		 (0L<<13)
3393 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_IP			 (1L<<13)
3394 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP			 (2L<<13)
3395 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_UDP			 (3L<<13)
3396 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_DATA		 (4L<<13)
3397 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP_UDP		 (5L<<13)
3398 #define BNX2_RPM_RC_CNTL_0_HDR_TYPE_ICMPV6		 (6L<<13)
3399 #define BNX2_RPM_RC_CNTL_0_COMP				 (0x3L<<16)
3400 #define BNX2_RPM_RC_CNTL_0_COMP_EQUAL			 (0L<<16)
3401 #define BNX2_RPM_RC_CNTL_0_COMP_NEQUAL			 (1L<<16)
3402 #define BNX2_RPM_RC_CNTL_0_COMP_GREATER			 (2L<<16)
3403 #define BNX2_RPM_RC_CNTL_0_COMP_LESS			 (3L<<16)
3404 #define BNX2_RPM_RC_CNTL_0_MAP_XI			 (1L<<18)
3405 #define BNX2_RPM_RC_CNTL_0_SBIT				 (1L<<19)
3406 #define BNX2_RPM_RC_CNTL_0_CMDSEL			 (0xfL<<20)
3407 #define BNX2_RPM_RC_CNTL_0_MAP				 (1L<<24)
3408 #define BNX2_RPM_RC_CNTL_0_CMDSEL_XI			 (0x1fL<<20)
3409 #define BNX2_RPM_RC_CNTL_0_DISCARD			 (1L<<25)
3410 #define BNX2_RPM_RC_CNTL_0_MASK				 (1L<<26)
3411 #define BNX2_RPM_RC_CNTL_0_P1				 (1L<<27)
3412 #define BNX2_RPM_RC_CNTL_0_P2				 (1L<<28)
3413 #define BNX2_RPM_RC_CNTL_0_P3				 (1L<<29)
3414 #define BNX2_RPM_RC_CNTL_0_NBIT				 (1L<<30)
3415 
3416 #define BNX2_RPM_RC_VALUE_MASK_0			0x00001904
3417 #define BNX2_RPM_RC_VALUE_MASK_0_VALUE			 (0xffffL<<0)
3418 #define BNX2_RPM_RC_VALUE_MASK_0_MASK			 (0xffffL<<16)
3419 
3420 #define BNX2_RPM_RC_CNTL_1				0x00001908
3421 #define BNX2_RPM_RC_CNTL_1_A				 (0x3ffffL<<0)
3422 #define BNX2_RPM_RC_CNTL_1_B				 (0xfffL<<19)
3423 #define BNX2_RPM_RC_CNTL_1_OFFSET_XI			 (0xffL<<0)
3424 #define BNX2_RPM_RC_CNTL_1_CLASS_XI			 (0x7L<<8)
3425 #define BNX2_RPM_RC_CNTL_1_PRIORITY_XI			 (1L<<11)
3426 #define BNX2_RPM_RC_CNTL_1_P4_XI			 (1L<<12)
3427 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_XI			 (0x7L<<13)
3428 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_START_XI		 (0L<<13)
3429 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_IP_XI		 (1L<<13)
3430 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_XI		 (2L<<13)
3431 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_UDP_XI		 (3L<<13)
3432 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_DATA_XI		 (4L<<13)
3433 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3434 #define BNX2_RPM_RC_CNTL_1_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3435 #define BNX2_RPM_RC_CNTL_1_COMP_XI			 (0x3L<<16)
3436 #define BNX2_RPM_RC_CNTL_1_COMP_EQUAL_XI		 (0L<<16)
3437 #define BNX2_RPM_RC_CNTL_1_COMP_NEQUAL_XI		 (1L<<16)
3438 #define BNX2_RPM_RC_CNTL_1_COMP_GREATER_XI		 (2L<<16)
3439 #define BNX2_RPM_RC_CNTL_1_COMP_LESS_XI			 (3L<<16)
3440 #define BNX2_RPM_RC_CNTL_1_MAP_XI			 (1L<<18)
3441 #define BNX2_RPM_RC_CNTL_1_SBIT_XI			 (1L<<19)
3442 #define BNX2_RPM_RC_CNTL_1_CMDSEL_XI			 (0x1fL<<20)
3443 #define BNX2_RPM_RC_CNTL_1_DISCARD_XI			 (1L<<25)
3444 #define BNX2_RPM_RC_CNTL_1_MASK_XI			 (1L<<26)
3445 #define BNX2_RPM_RC_CNTL_1_P1_XI			 (1L<<27)
3446 #define BNX2_RPM_RC_CNTL_1_P2_XI			 (1L<<28)
3447 #define BNX2_RPM_RC_CNTL_1_P3_XI			 (1L<<29)
3448 #define BNX2_RPM_RC_CNTL_1_NBIT_XI			 (1L<<30)
3449 
3450 #define BNX2_RPM_RC_VALUE_MASK_1			0x0000190c
3451 #define BNX2_RPM_RC_VALUE_MASK_1_VALUE			 (0xffffL<<0)
3452 #define BNX2_RPM_RC_VALUE_MASK_1_MASK			 (0xffffL<<16)
3453 
3454 #define BNX2_RPM_RC_CNTL_2				0x00001910
3455 #define BNX2_RPM_RC_CNTL_2_A				 (0x3ffffL<<0)
3456 #define BNX2_RPM_RC_CNTL_2_B				 (0xfffL<<19)
3457 #define BNX2_RPM_RC_CNTL_2_OFFSET_XI			 (0xffL<<0)
3458 #define BNX2_RPM_RC_CNTL_2_CLASS_XI			 (0x7L<<8)
3459 #define BNX2_RPM_RC_CNTL_2_PRIORITY_XI			 (1L<<11)
3460 #define BNX2_RPM_RC_CNTL_2_P4_XI			 (1L<<12)
3461 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_XI			 (0x7L<<13)
3462 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_START_XI		 (0L<<13)
3463 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_IP_XI		 (1L<<13)
3464 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_XI		 (2L<<13)
3465 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_UDP_XI		 (3L<<13)
3466 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_DATA_XI		 (4L<<13)
3467 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3468 #define BNX2_RPM_RC_CNTL_2_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3469 #define BNX2_RPM_RC_CNTL_2_COMP_XI			 (0x3L<<16)
3470 #define BNX2_RPM_RC_CNTL_2_COMP_EQUAL_XI		 (0L<<16)
3471 #define BNX2_RPM_RC_CNTL_2_COMP_NEQUAL_XI		 (1L<<16)
3472 #define BNX2_RPM_RC_CNTL_2_COMP_GREATER_XI		 (2L<<16)
3473 #define BNX2_RPM_RC_CNTL_2_COMP_LESS_XI			 (3L<<16)
3474 #define BNX2_RPM_RC_CNTL_2_MAP_XI			 (1L<<18)
3475 #define BNX2_RPM_RC_CNTL_2_SBIT_XI			 (1L<<19)
3476 #define BNX2_RPM_RC_CNTL_2_CMDSEL_XI			 (0x1fL<<20)
3477 #define BNX2_RPM_RC_CNTL_2_DISCARD_XI			 (1L<<25)
3478 #define BNX2_RPM_RC_CNTL_2_MASK_XI			 (1L<<26)
3479 #define BNX2_RPM_RC_CNTL_2_P1_XI			 (1L<<27)
3480 #define BNX2_RPM_RC_CNTL_2_P2_XI			 (1L<<28)
3481 #define BNX2_RPM_RC_CNTL_2_P3_XI			 (1L<<29)
3482 #define BNX2_RPM_RC_CNTL_2_NBIT_XI			 (1L<<30)
3483 
3484 #define BNX2_RPM_RC_VALUE_MASK_2			0x00001914
3485 #define BNX2_RPM_RC_VALUE_MASK_2_VALUE			 (0xffffL<<0)
3486 #define BNX2_RPM_RC_VALUE_MASK_2_MASK			 (0xffffL<<16)
3487 
3488 #define BNX2_RPM_RC_CNTL_3				0x00001918
3489 #define BNX2_RPM_RC_CNTL_3_A				 (0x3ffffL<<0)
3490 #define BNX2_RPM_RC_CNTL_3_B				 (0xfffL<<19)
3491 #define BNX2_RPM_RC_CNTL_3_OFFSET_XI			 (0xffL<<0)
3492 #define BNX2_RPM_RC_CNTL_3_CLASS_XI			 (0x7L<<8)
3493 #define BNX2_RPM_RC_CNTL_3_PRIORITY_XI			 (1L<<11)
3494 #define BNX2_RPM_RC_CNTL_3_P4_XI			 (1L<<12)
3495 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_XI			 (0x7L<<13)
3496 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_START_XI		 (0L<<13)
3497 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_IP_XI		 (1L<<13)
3498 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_XI		 (2L<<13)
3499 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_UDP_XI		 (3L<<13)
3500 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_DATA_XI		 (4L<<13)
3501 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3502 #define BNX2_RPM_RC_CNTL_3_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3503 #define BNX2_RPM_RC_CNTL_3_COMP_XI			 (0x3L<<16)
3504 #define BNX2_RPM_RC_CNTL_3_COMP_EQUAL_XI		 (0L<<16)
3505 #define BNX2_RPM_RC_CNTL_3_COMP_NEQUAL_XI		 (1L<<16)
3506 #define BNX2_RPM_RC_CNTL_3_COMP_GREATER_XI		 (2L<<16)
3507 #define BNX2_RPM_RC_CNTL_3_COMP_LESS_XI			 (3L<<16)
3508 #define BNX2_RPM_RC_CNTL_3_MAP_XI			 (1L<<18)
3509 #define BNX2_RPM_RC_CNTL_3_SBIT_XI			 (1L<<19)
3510 #define BNX2_RPM_RC_CNTL_3_CMDSEL_XI			 (0x1fL<<20)
3511 #define BNX2_RPM_RC_CNTL_3_DISCARD_XI			 (1L<<25)
3512 #define BNX2_RPM_RC_CNTL_3_MASK_XI			 (1L<<26)
3513 #define BNX2_RPM_RC_CNTL_3_P1_XI			 (1L<<27)
3514 #define BNX2_RPM_RC_CNTL_3_P2_XI			 (1L<<28)
3515 #define BNX2_RPM_RC_CNTL_3_P3_XI			 (1L<<29)
3516 #define BNX2_RPM_RC_CNTL_3_NBIT_XI			 (1L<<30)
3517 
3518 #define BNX2_RPM_RC_VALUE_MASK_3			0x0000191c
3519 #define BNX2_RPM_RC_VALUE_MASK_3_VALUE			 (0xffffL<<0)
3520 #define BNX2_RPM_RC_VALUE_MASK_3_MASK			 (0xffffL<<16)
3521 
3522 #define BNX2_RPM_RC_CNTL_4				0x00001920
3523 #define BNX2_RPM_RC_CNTL_4_A				 (0x3ffffL<<0)
3524 #define BNX2_RPM_RC_CNTL_4_B				 (0xfffL<<19)
3525 #define BNX2_RPM_RC_CNTL_4_OFFSET_XI			 (0xffL<<0)
3526 #define BNX2_RPM_RC_CNTL_4_CLASS_XI			 (0x7L<<8)
3527 #define BNX2_RPM_RC_CNTL_4_PRIORITY_XI			 (1L<<11)
3528 #define BNX2_RPM_RC_CNTL_4_P4_XI			 (1L<<12)
3529 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_XI			 (0x7L<<13)
3530 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_START_XI		 (0L<<13)
3531 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_IP_XI		 (1L<<13)
3532 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_XI		 (2L<<13)
3533 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_UDP_XI		 (3L<<13)
3534 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_DATA_XI		 (4L<<13)
3535 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3536 #define BNX2_RPM_RC_CNTL_4_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3537 #define BNX2_RPM_RC_CNTL_4_COMP_XI			 (0x3L<<16)
3538 #define BNX2_RPM_RC_CNTL_4_COMP_EQUAL_XI		 (0L<<16)
3539 #define BNX2_RPM_RC_CNTL_4_COMP_NEQUAL_XI		 (1L<<16)
3540 #define BNX2_RPM_RC_CNTL_4_COMP_GREATER_XI		 (2L<<16)
3541 #define BNX2_RPM_RC_CNTL_4_COMP_LESS_XI			 (3L<<16)
3542 #define BNX2_RPM_RC_CNTL_4_MAP_XI			 (1L<<18)
3543 #define BNX2_RPM_RC_CNTL_4_SBIT_XI			 (1L<<19)
3544 #define BNX2_RPM_RC_CNTL_4_CMDSEL_XI			 (0x1fL<<20)
3545 #define BNX2_RPM_RC_CNTL_4_DISCARD_XI			 (1L<<25)
3546 #define BNX2_RPM_RC_CNTL_4_MASK_XI			 (1L<<26)
3547 #define BNX2_RPM_RC_CNTL_4_P1_XI			 (1L<<27)
3548 #define BNX2_RPM_RC_CNTL_4_P2_XI			 (1L<<28)
3549 #define BNX2_RPM_RC_CNTL_4_P3_XI			 (1L<<29)
3550 #define BNX2_RPM_RC_CNTL_4_NBIT_XI			 (1L<<30)
3551 
3552 #define BNX2_RPM_RC_VALUE_MASK_4			0x00001924
3553 #define BNX2_RPM_RC_VALUE_MASK_4_VALUE			 (0xffffL<<0)
3554 #define BNX2_RPM_RC_VALUE_MASK_4_MASK			 (0xffffL<<16)
3555 
3556 #define BNX2_RPM_RC_CNTL_5				0x00001928
3557 #define BNX2_RPM_RC_CNTL_5_A				 (0x3ffffL<<0)
3558 #define BNX2_RPM_RC_CNTL_5_B				 (0xfffL<<19)
3559 #define BNX2_RPM_RC_CNTL_5_OFFSET_XI			 (0xffL<<0)
3560 #define BNX2_RPM_RC_CNTL_5_CLASS_XI			 (0x7L<<8)
3561 #define BNX2_RPM_RC_CNTL_5_PRIORITY_XI			 (1L<<11)
3562 #define BNX2_RPM_RC_CNTL_5_P4_XI			 (1L<<12)
3563 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_XI			 (0x7L<<13)
3564 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_START_XI		 (0L<<13)
3565 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_IP_XI		 (1L<<13)
3566 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_XI		 (2L<<13)
3567 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_UDP_XI		 (3L<<13)
3568 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_DATA_XI		 (4L<<13)
3569 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3570 #define BNX2_RPM_RC_CNTL_5_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3571 #define BNX2_RPM_RC_CNTL_5_COMP_XI			 (0x3L<<16)
3572 #define BNX2_RPM_RC_CNTL_5_COMP_EQUAL_XI		 (0L<<16)
3573 #define BNX2_RPM_RC_CNTL_5_COMP_NEQUAL_XI		 (1L<<16)
3574 #define BNX2_RPM_RC_CNTL_5_COMP_GREATER_XI		 (2L<<16)
3575 #define BNX2_RPM_RC_CNTL_5_COMP_LESS_XI			 (3L<<16)
3576 #define BNX2_RPM_RC_CNTL_5_MAP_XI			 (1L<<18)
3577 #define BNX2_RPM_RC_CNTL_5_SBIT_XI			 (1L<<19)
3578 #define BNX2_RPM_RC_CNTL_5_CMDSEL_XI			 (0x1fL<<20)
3579 #define BNX2_RPM_RC_CNTL_5_DISCARD_XI			 (1L<<25)
3580 #define BNX2_RPM_RC_CNTL_5_MASK_XI			 (1L<<26)
3581 #define BNX2_RPM_RC_CNTL_5_P1_XI			 (1L<<27)
3582 #define BNX2_RPM_RC_CNTL_5_P2_XI			 (1L<<28)
3583 #define BNX2_RPM_RC_CNTL_5_P3_XI			 (1L<<29)
3584 #define BNX2_RPM_RC_CNTL_5_NBIT_XI			 (1L<<30)
3585 
3586 #define BNX2_RPM_RC_VALUE_MASK_5			0x0000192c
3587 #define BNX2_RPM_RC_VALUE_MASK_5_VALUE			 (0xffffL<<0)
3588 #define BNX2_RPM_RC_VALUE_MASK_5_MASK			 (0xffffL<<16)
3589 
3590 #define BNX2_RPM_RC_CNTL_6				0x00001930
3591 #define BNX2_RPM_RC_CNTL_6_A				 (0x3ffffL<<0)
3592 #define BNX2_RPM_RC_CNTL_6_B				 (0xfffL<<19)
3593 #define BNX2_RPM_RC_CNTL_6_OFFSET_XI			 (0xffL<<0)
3594 #define BNX2_RPM_RC_CNTL_6_CLASS_XI			 (0x7L<<8)
3595 #define BNX2_RPM_RC_CNTL_6_PRIORITY_XI			 (1L<<11)
3596 #define BNX2_RPM_RC_CNTL_6_P4_XI			 (1L<<12)
3597 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_XI			 (0x7L<<13)
3598 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_START_XI		 (0L<<13)
3599 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_IP_XI		 (1L<<13)
3600 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_XI		 (2L<<13)
3601 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_UDP_XI		 (3L<<13)
3602 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_DATA_XI		 (4L<<13)
3603 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3604 #define BNX2_RPM_RC_CNTL_6_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3605 #define BNX2_RPM_RC_CNTL_6_COMP_XI			 (0x3L<<16)
3606 #define BNX2_RPM_RC_CNTL_6_COMP_EQUAL_XI		 (0L<<16)
3607 #define BNX2_RPM_RC_CNTL_6_COMP_NEQUAL_XI		 (1L<<16)
3608 #define BNX2_RPM_RC_CNTL_6_COMP_GREATER_XI		 (2L<<16)
3609 #define BNX2_RPM_RC_CNTL_6_COMP_LESS_XI			 (3L<<16)
3610 #define BNX2_RPM_RC_CNTL_6_MAP_XI			 (1L<<18)
3611 #define BNX2_RPM_RC_CNTL_6_SBIT_XI			 (1L<<19)
3612 #define BNX2_RPM_RC_CNTL_6_CMDSEL_XI			 (0x1fL<<20)
3613 #define BNX2_RPM_RC_CNTL_6_DISCARD_XI			 (1L<<25)
3614 #define BNX2_RPM_RC_CNTL_6_MASK_XI			 (1L<<26)
3615 #define BNX2_RPM_RC_CNTL_6_P1_XI			 (1L<<27)
3616 #define BNX2_RPM_RC_CNTL_6_P2_XI			 (1L<<28)
3617 #define BNX2_RPM_RC_CNTL_6_P3_XI			 (1L<<29)
3618 #define BNX2_RPM_RC_CNTL_6_NBIT_XI			 (1L<<30)
3619 
3620 #define BNX2_RPM_RC_VALUE_MASK_6			0x00001934
3621 #define BNX2_RPM_RC_VALUE_MASK_6_VALUE			 (0xffffL<<0)
3622 #define BNX2_RPM_RC_VALUE_MASK_6_MASK			 (0xffffL<<16)
3623 
3624 #define BNX2_RPM_RC_CNTL_7				0x00001938
3625 #define BNX2_RPM_RC_CNTL_7_A				 (0x3ffffL<<0)
3626 #define BNX2_RPM_RC_CNTL_7_B				 (0xfffL<<19)
3627 #define BNX2_RPM_RC_CNTL_7_OFFSET_XI			 (0xffL<<0)
3628 #define BNX2_RPM_RC_CNTL_7_CLASS_XI			 (0x7L<<8)
3629 #define BNX2_RPM_RC_CNTL_7_PRIORITY_XI			 (1L<<11)
3630 #define BNX2_RPM_RC_CNTL_7_P4_XI			 (1L<<12)
3631 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_XI			 (0x7L<<13)
3632 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_START_XI		 (0L<<13)
3633 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_IP_XI		 (1L<<13)
3634 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_XI		 (2L<<13)
3635 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_UDP_XI		 (3L<<13)
3636 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_DATA_XI		 (4L<<13)
3637 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3638 #define BNX2_RPM_RC_CNTL_7_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3639 #define BNX2_RPM_RC_CNTL_7_COMP_XI			 (0x3L<<16)
3640 #define BNX2_RPM_RC_CNTL_7_COMP_EQUAL_XI		 (0L<<16)
3641 #define BNX2_RPM_RC_CNTL_7_COMP_NEQUAL_XI		 (1L<<16)
3642 #define BNX2_RPM_RC_CNTL_7_COMP_GREATER_XI		 (2L<<16)
3643 #define BNX2_RPM_RC_CNTL_7_COMP_LESS_XI			 (3L<<16)
3644 #define BNX2_RPM_RC_CNTL_7_MAP_XI			 (1L<<18)
3645 #define BNX2_RPM_RC_CNTL_7_SBIT_XI			 (1L<<19)
3646 #define BNX2_RPM_RC_CNTL_7_CMDSEL_XI			 (0x1fL<<20)
3647 #define BNX2_RPM_RC_CNTL_7_DISCARD_XI			 (1L<<25)
3648 #define BNX2_RPM_RC_CNTL_7_MASK_XI			 (1L<<26)
3649 #define BNX2_RPM_RC_CNTL_7_P1_XI			 (1L<<27)
3650 #define BNX2_RPM_RC_CNTL_7_P2_XI			 (1L<<28)
3651 #define BNX2_RPM_RC_CNTL_7_P3_XI			 (1L<<29)
3652 #define BNX2_RPM_RC_CNTL_7_NBIT_XI			 (1L<<30)
3653 
3654 #define BNX2_RPM_RC_VALUE_MASK_7			0x0000193c
3655 #define BNX2_RPM_RC_VALUE_MASK_7_VALUE			 (0xffffL<<0)
3656 #define BNX2_RPM_RC_VALUE_MASK_7_MASK			 (0xffffL<<16)
3657 
3658 #define BNX2_RPM_RC_CNTL_8				0x00001940
3659 #define BNX2_RPM_RC_CNTL_8_A				 (0x3ffffL<<0)
3660 #define BNX2_RPM_RC_CNTL_8_B				 (0xfffL<<19)
3661 #define BNX2_RPM_RC_CNTL_8_OFFSET_XI			 (0xffL<<0)
3662 #define BNX2_RPM_RC_CNTL_8_CLASS_XI			 (0x7L<<8)
3663 #define BNX2_RPM_RC_CNTL_8_PRIORITY_XI			 (1L<<11)
3664 #define BNX2_RPM_RC_CNTL_8_P4_XI			 (1L<<12)
3665 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_XI			 (0x7L<<13)
3666 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_START_XI		 (0L<<13)
3667 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_IP_XI		 (1L<<13)
3668 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_XI		 (2L<<13)
3669 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_UDP_XI		 (3L<<13)
3670 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_DATA_XI		 (4L<<13)
3671 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3672 #define BNX2_RPM_RC_CNTL_8_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3673 #define BNX2_RPM_RC_CNTL_8_COMP_XI			 (0x3L<<16)
3674 #define BNX2_RPM_RC_CNTL_8_COMP_EQUAL_XI		 (0L<<16)
3675 #define BNX2_RPM_RC_CNTL_8_COMP_NEQUAL_XI		 (1L<<16)
3676 #define BNX2_RPM_RC_CNTL_8_COMP_GREATER_XI		 (2L<<16)
3677 #define BNX2_RPM_RC_CNTL_8_COMP_LESS_XI			 (3L<<16)
3678 #define BNX2_RPM_RC_CNTL_8_MAP_XI			 (1L<<18)
3679 #define BNX2_RPM_RC_CNTL_8_SBIT_XI			 (1L<<19)
3680 #define BNX2_RPM_RC_CNTL_8_CMDSEL_XI			 (0x1fL<<20)
3681 #define BNX2_RPM_RC_CNTL_8_DISCARD_XI			 (1L<<25)
3682 #define BNX2_RPM_RC_CNTL_8_MASK_XI			 (1L<<26)
3683 #define BNX2_RPM_RC_CNTL_8_P1_XI			 (1L<<27)
3684 #define BNX2_RPM_RC_CNTL_8_P2_XI			 (1L<<28)
3685 #define BNX2_RPM_RC_CNTL_8_P3_XI			 (1L<<29)
3686 #define BNX2_RPM_RC_CNTL_8_NBIT_XI			 (1L<<30)
3687 
3688 #define BNX2_RPM_RC_VALUE_MASK_8			0x00001944
3689 #define BNX2_RPM_RC_VALUE_MASK_8_VALUE			 (0xffffL<<0)
3690 #define BNX2_RPM_RC_VALUE_MASK_8_MASK			 (0xffffL<<16)
3691 
3692 #define BNX2_RPM_RC_CNTL_9				0x00001948
3693 #define BNX2_RPM_RC_CNTL_9_A				 (0x3ffffL<<0)
3694 #define BNX2_RPM_RC_CNTL_9_B				 (0xfffL<<19)
3695 #define BNX2_RPM_RC_CNTL_9_OFFSET_XI			 (0xffL<<0)
3696 #define BNX2_RPM_RC_CNTL_9_CLASS_XI			 (0x7L<<8)
3697 #define BNX2_RPM_RC_CNTL_9_PRIORITY_XI			 (1L<<11)
3698 #define BNX2_RPM_RC_CNTL_9_P4_XI			 (1L<<12)
3699 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_XI			 (0x7L<<13)
3700 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_START_XI		 (0L<<13)
3701 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_IP_XI		 (1L<<13)
3702 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_XI		 (2L<<13)
3703 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_UDP_XI		 (3L<<13)
3704 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_DATA_XI		 (4L<<13)
3705 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3706 #define BNX2_RPM_RC_CNTL_9_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3707 #define BNX2_RPM_RC_CNTL_9_COMP_XI			 (0x3L<<16)
3708 #define BNX2_RPM_RC_CNTL_9_COMP_EQUAL_XI		 (0L<<16)
3709 #define BNX2_RPM_RC_CNTL_9_COMP_NEQUAL_XI		 (1L<<16)
3710 #define BNX2_RPM_RC_CNTL_9_COMP_GREATER_XI		 (2L<<16)
3711 #define BNX2_RPM_RC_CNTL_9_COMP_LESS_XI			 (3L<<16)
3712 #define BNX2_RPM_RC_CNTL_9_MAP_XI			 (1L<<18)
3713 #define BNX2_RPM_RC_CNTL_9_SBIT_XI			 (1L<<19)
3714 #define BNX2_RPM_RC_CNTL_9_CMDSEL_XI			 (0x1fL<<20)
3715 #define BNX2_RPM_RC_CNTL_9_DISCARD_XI			 (1L<<25)
3716 #define BNX2_RPM_RC_CNTL_9_MASK_XI			 (1L<<26)
3717 #define BNX2_RPM_RC_CNTL_9_P1_XI			 (1L<<27)
3718 #define BNX2_RPM_RC_CNTL_9_P2_XI			 (1L<<28)
3719 #define BNX2_RPM_RC_CNTL_9_P3_XI			 (1L<<29)
3720 #define BNX2_RPM_RC_CNTL_9_NBIT_XI			 (1L<<30)
3721 
3722 #define BNX2_RPM_RC_VALUE_MASK_9			0x0000194c
3723 #define BNX2_RPM_RC_VALUE_MASK_9_VALUE			 (0xffffL<<0)
3724 #define BNX2_RPM_RC_VALUE_MASK_9_MASK			 (0xffffL<<16)
3725 
3726 #define BNX2_RPM_RC_CNTL_10				0x00001950
3727 #define BNX2_RPM_RC_CNTL_10_A				 (0x3ffffL<<0)
3728 #define BNX2_RPM_RC_CNTL_10_B				 (0xfffL<<19)
3729 #define BNX2_RPM_RC_CNTL_10_OFFSET_XI			 (0xffL<<0)
3730 #define BNX2_RPM_RC_CNTL_10_CLASS_XI			 (0x7L<<8)
3731 #define BNX2_RPM_RC_CNTL_10_PRIORITY_XI			 (1L<<11)
3732 #define BNX2_RPM_RC_CNTL_10_P4_XI			 (1L<<12)
3733 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_XI			 (0x7L<<13)
3734 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_START_XI		 (0L<<13)
3735 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_IP_XI		 (1L<<13)
3736 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_XI		 (2L<<13)
3737 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_UDP_XI		 (3L<<13)
3738 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_DATA_XI		 (4L<<13)
3739 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3740 #define BNX2_RPM_RC_CNTL_10_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3741 #define BNX2_RPM_RC_CNTL_10_COMP_XI			 (0x3L<<16)
3742 #define BNX2_RPM_RC_CNTL_10_COMP_EQUAL_XI		 (0L<<16)
3743 #define BNX2_RPM_RC_CNTL_10_COMP_NEQUAL_XI		 (1L<<16)
3744 #define BNX2_RPM_RC_CNTL_10_COMP_GREATER_XI		 (2L<<16)
3745 #define BNX2_RPM_RC_CNTL_10_COMP_LESS_XI		 (3L<<16)
3746 #define BNX2_RPM_RC_CNTL_10_MAP_XI			 (1L<<18)
3747 #define BNX2_RPM_RC_CNTL_10_SBIT_XI			 (1L<<19)
3748 #define BNX2_RPM_RC_CNTL_10_CMDSEL_XI			 (0x1fL<<20)
3749 #define BNX2_RPM_RC_CNTL_10_DISCARD_XI			 (1L<<25)
3750 #define BNX2_RPM_RC_CNTL_10_MASK_XI			 (1L<<26)
3751 #define BNX2_RPM_RC_CNTL_10_P1_XI			 (1L<<27)
3752 #define BNX2_RPM_RC_CNTL_10_P2_XI			 (1L<<28)
3753 #define BNX2_RPM_RC_CNTL_10_P3_XI			 (1L<<29)
3754 #define BNX2_RPM_RC_CNTL_10_NBIT_XI			 (1L<<30)
3755 
3756 #define BNX2_RPM_RC_VALUE_MASK_10			0x00001954
3757 #define BNX2_RPM_RC_VALUE_MASK_10_VALUE			 (0xffffL<<0)
3758 #define BNX2_RPM_RC_VALUE_MASK_10_MASK			 (0xffffL<<16)
3759 
3760 #define BNX2_RPM_RC_CNTL_11				0x00001958
3761 #define BNX2_RPM_RC_CNTL_11_A				 (0x3ffffL<<0)
3762 #define BNX2_RPM_RC_CNTL_11_B				 (0xfffL<<19)
3763 #define BNX2_RPM_RC_CNTL_11_OFFSET_XI			 (0xffL<<0)
3764 #define BNX2_RPM_RC_CNTL_11_CLASS_XI			 (0x7L<<8)
3765 #define BNX2_RPM_RC_CNTL_11_PRIORITY_XI			 (1L<<11)
3766 #define BNX2_RPM_RC_CNTL_11_P4_XI			 (1L<<12)
3767 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_XI			 (0x7L<<13)
3768 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_START_XI		 (0L<<13)
3769 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_IP_XI		 (1L<<13)
3770 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_XI		 (2L<<13)
3771 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_UDP_XI		 (3L<<13)
3772 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_DATA_XI		 (4L<<13)
3773 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3774 #define BNX2_RPM_RC_CNTL_11_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3775 #define BNX2_RPM_RC_CNTL_11_COMP_XI			 (0x3L<<16)
3776 #define BNX2_RPM_RC_CNTL_11_COMP_EQUAL_XI		 (0L<<16)
3777 #define BNX2_RPM_RC_CNTL_11_COMP_NEQUAL_XI		 (1L<<16)
3778 #define BNX2_RPM_RC_CNTL_11_COMP_GREATER_XI		 (2L<<16)
3779 #define BNX2_RPM_RC_CNTL_11_COMP_LESS_XI		 (3L<<16)
3780 #define BNX2_RPM_RC_CNTL_11_MAP_XI			 (1L<<18)
3781 #define BNX2_RPM_RC_CNTL_11_SBIT_XI			 (1L<<19)
3782 #define BNX2_RPM_RC_CNTL_11_CMDSEL_XI			 (0x1fL<<20)
3783 #define BNX2_RPM_RC_CNTL_11_DISCARD_XI			 (1L<<25)
3784 #define BNX2_RPM_RC_CNTL_11_MASK_XI			 (1L<<26)
3785 #define BNX2_RPM_RC_CNTL_11_P1_XI			 (1L<<27)
3786 #define BNX2_RPM_RC_CNTL_11_P2_XI			 (1L<<28)
3787 #define BNX2_RPM_RC_CNTL_11_P3_XI			 (1L<<29)
3788 #define BNX2_RPM_RC_CNTL_11_NBIT_XI			 (1L<<30)
3789 
3790 #define BNX2_RPM_RC_VALUE_MASK_11			0x0000195c
3791 #define BNX2_RPM_RC_VALUE_MASK_11_VALUE			 (0xffffL<<0)
3792 #define BNX2_RPM_RC_VALUE_MASK_11_MASK			 (0xffffL<<16)
3793 
3794 #define BNX2_RPM_RC_CNTL_12				0x00001960
3795 #define BNX2_RPM_RC_CNTL_12_A				 (0x3ffffL<<0)
3796 #define BNX2_RPM_RC_CNTL_12_B				 (0xfffL<<19)
3797 #define BNX2_RPM_RC_CNTL_12_OFFSET_XI			 (0xffL<<0)
3798 #define BNX2_RPM_RC_CNTL_12_CLASS_XI			 (0x7L<<8)
3799 #define BNX2_RPM_RC_CNTL_12_PRIORITY_XI			 (1L<<11)
3800 #define BNX2_RPM_RC_CNTL_12_P4_XI			 (1L<<12)
3801 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_XI			 (0x7L<<13)
3802 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_START_XI		 (0L<<13)
3803 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_IP_XI		 (1L<<13)
3804 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_XI		 (2L<<13)
3805 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_UDP_XI		 (3L<<13)
3806 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_DATA_XI		 (4L<<13)
3807 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3808 #define BNX2_RPM_RC_CNTL_12_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3809 #define BNX2_RPM_RC_CNTL_12_COMP_XI			 (0x3L<<16)
3810 #define BNX2_RPM_RC_CNTL_12_COMP_EQUAL_XI		 (0L<<16)
3811 #define BNX2_RPM_RC_CNTL_12_COMP_NEQUAL_XI		 (1L<<16)
3812 #define BNX2_RPM_RC_CNTL_12_COMP_GREATER_XI		 (2L<<16)
3813 #define BNX2_RPM_RC_CNTL_12_COMP_LESS_XI		 (3L<<16)
3814 #define BNX2_RPM_RC_CNTL_12_MAP_XI			 (1L<<18)
3815 #define BNX2_RPM_RC_CNTL_12_SBIT_XI			 (1L<<19)
3816 #define BNX2_RPM_RC_CNTL_12_CMDSEL_XI			 (0x1fL<<20)
3817 #define BNX2_RPM_RC_CNTL_12_DISCARD_XI			 (1L<<25)
3818 #define BNX2_RPM_RC_CNTL_12_MASK_XI			 (1L<<26)
3819 #define BNX2_RPM_RC_CNTL_12_P1_XI			 (1L<<27)
3820 #define BNX2_RPM_RC_CNTL_12_P2_XI			 (1L<<28)
3821 #define BNX2_RPM_RC_CNTL_12_P3_XI			 (1L<<29)
3822 #define BNX2_RPM_RC_CNTL_12_NBIT_XI			 (1L<<30)
3823 
3824 #define BNX2_RPM_RC_VALUE_MASK_12			0x00001964
3825 #define BNX2_RPM_RC_VALUE_MASK_12_VALUE			 (0xffffL<<0)
3826 #define BNX2_RPM_RC_VALUE_MASK_12_MASK			 (0xffffL<<16)
3827 
3828 #define BNX2_RPM_RC_CNTL_13				0x00001968
3829 #define BNX2_RPM_RC_CNTL_13_A				 (0x3ffffL<<0)
3830 #define BNX2_RPM_RC_CNTL_13_B				 (0xfffL<<19)
3831 #define BNX2_RPM_RC_CNTL_13_OFFSET_XI			 (0xffL<<0)
3832 #define BNX2_RPM_RC_CNTL_13_CLASS_XI			 (0x7L<<8)
3833 #define BNX2_RPM_RC_CNTL_13_PRIORITY_XI			 (1L<<11)
3834 #define BNX2_RPM_RC_CNTL_13_P4_XI			 (1L<<12)
3835 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_XI			 (0x7L<<13)
3836 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_START_XI		 (0L<<13)
3837 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_IP_XI		 (1L<<13)
3838 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_XI		 (2L<<13)
3839 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_UDP_XI		 (3L<<13)
3840 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_DATA_XI		 (4L<<13)
3841 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3842 #define BNX2_RPM_RC_CNTL_13_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3843 #define BNX2_RPM_RC_CNTL_13_COMP_XI			 (0x3L<<16)
3844 #define BNX2_RPM_RC_CNTL_13_COMP_EQUAL_XI		 (0L<<16)
3845 #define BNX2_RPM_RC_CNTL_13_COMP_NEQUAL_XI		 (1L<<16)
3846 #define BNX2_RPM_RC_CNTL_13_COMP_GREATER_XI		 (2L<<16)
3847 #define BNX2_RPM_RC_CNTL_13_COMP_LESS_XI		 (3L<<16)
3848 #define BNX2_RPM_RC_CNTL_13_MAP_XI			 (1L<<18)
3849 #define BNX2_RPM_RC_CNTL_13_SBIT_XI			 (1L<<19)
3850 #define BNX2_RPM_RC_CNTL_13_CMDSEL_XI			 (0x1fL<<20)
3851 #define BNX2_RPM_RC_CNTL_13_DISCARD_XI			 (1L<<25)
3852 #define BNX2_RPM_RC_CNTL_13_MASK_XI			 (1L<<26)
3853 #define BNX2_RPM_RC_CNTL_13_P1_XI			 (1L<<27)
3854 #define BNX2_RPM_RC_CNTL_13_P2_XI			 (1L<<28)
3855 #define BNX2_RPM_RC_CNTL_13_P3_XI			 (1L<<29)
3856 #define BNX2_RPM_RC_CNTL_13_NBIT_XI			 (1L<<30)
3857 
3858 #define BNX2_RPM_RC_VALUE_MASK_13			0x0000196c
3859 #define BNX2_RPM_RC_VALUE_MASK_13_VALUE			 (0xffffL<<0)
3860 #define BNX2_RPM_RC_VALUE_MASK_13_MASK			 (0xffffL<<16)
3861 
3862 #define BNX2_RPM_RC_CNTL_14				0x00001970
3863 #define BNX2_RPM_RC_CNTL_14_A				 (0x3ffffL<<0)
3864 #define BNX2_RPM_RC_CNTL_14_B				 (0xfffL<<19)
3865 #define BNX2_RPM_RC_CNTL_14_OFFSET_XI			 (0xffL<<0)
3866 #define BNX2_RPM_RC_CNTL_14_CLASS_XI			 (0x7L<<8)
3867 #define BNX2_RPM_RC_CNTL_14_PRIORITY_XI			 (1L<<11)
3868 #define BNX2_RPM_RC_CNTL_14_P4_XI			 (1L<<12)
3869 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_XI			 (0x7L<<13)
3870 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_START_XI		 (0L<<13)
3871 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_IP_XI		 (1L<<13)
3872 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_XI		 (2L<<13)
3873 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_UDP_XI		 (3L<<13)
3874 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_DATA_XI		 (4L<<13)
3875 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3876 #define BNX2_RPM_RC_CNTL_14_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3877 #define BNX2_RPM_RC_CNTL_14_COMP_XI			 (0x3L<<16)
3878 #define BNX2_RPM_RC_CNTL_14_COMP_EQUAL_XI		 (0L<<16)
3879 #define BNX2_RPM_RC_CNTL_14_COMP_NEQUAL_XI		 (1L<<16)
3880 #define BNX2_RPM_RC_CNTL_14_COMP_GREATER_XI		 (2L<<16)
3881 #define BNX2_RPM_RC_CNTL_14_COMP_LESS_XI		 (3L<<16)
3882 #define BNX2_RPM_RC_CNTL_14_MAP_XI			 (1L<<18)
3883 #define BNX2_RPM_RC_CNTL_14_SBIT_XI			 (1L<<19)
3884 #define BNX2_RPM_RC_CNTL_14_CMDSEL_XI			 (0x1fL<<20)
3885 #define BNX2_RPM_RC_CNTL_14_DISCARD_XI			 (1L<<25)
3886 #define BNX2_RPM_RC_CNTL_14_MASK_XI			 (1L<<26)
3887 #define BNX2_RPM_RC_CNTL_14_P1_XI			 (1L<<27)
3888 #define BNX2_RPM_RC_CNTL_14_P2_XI			 (1L<<28)
3889 #define BNX2_RPM_RC_CNTL_14_P3_XI			 (1L<<29)
3890 #define BNX2_RPM_RC_CNTL_14_NBIT_XI			 (1L<<30)
3891 
3892 #define BNX2_RPM_RC_VALUE_MASK_14			0x00001974
3893 #define BNX2_RPM_RC_VALUE_MASK_14_VALUE			 (0xffffL<<0)
3894 #define BNX2_RPM_RC_VALUE_MASK_14_MASK			 (0xffffL<<16)
3895 
3896 #define BNX2_RPM_RC_CNTL_15				0x00001978
3897 #define BNX2_RPM_RC_CNTL_15_A				 (0x3ffffL<<0)
3898 #define BNX2_RPM_RC_CNTL_15_B				 (0xfffL<<19)
3899 #define BNX2_RPM_RC_CNTL_15_OFFSET_XI			 (0xffL<<0)
3900 #define BNX2_RPM_RC_CNTL_15_CLASS_XI			 (0x7L<<8)
3901 #define BNX2_RPM_RC_CNTL_15_PRIORITY_XI			 (1L<<11)
3902 #define BNX2_RPM_RC_CNTL_15_P4_XI			 (1L<<12)
3903 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_XI			 (0x7L<<13)
3904 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_START_XI		 (0L<<13)
3905 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_IP_XI		 (1L<<13)
3906 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_XI		 (2L<<13)
3907 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_UDP_XI		 (3L<<13)
3908 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_DATA_XI		 (4L<<13)
3909 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_UDP_XI		 (5L<<13)
3910 #define BNX2_RPM_RC_CNTL_15_HDR_TYPE_ICMPV6_XI		 (6L<<13)
3911 #define BNX2_RPM_RC_CNTL_15_COMP_XI			 (0x3L<<16)
3912 #define BNX2_RPM_RC_CNTL_15_COMP_EQUAL_XI		 (0L<<16)
3913 #define BNX2_RPM_RC_CNTL_15_COMP_NEQUAL_XI		 (1L<<16)
3914 #define BNX2_RPM_RC_CNTL_15_COMP_GREATER_XI		 (2L<<16)
3915 #define BNX2_RPM_RC_CNTL_15_COMP_LESS_XI		 (3L<<16)
3916 #define BNX2_RPM_RC_CNTL_15_MAP_XI			 (1L<<18)
3917 #define BNX2_RPM_RC_CNTL_15_SBIT_XI			 (1L<<19)
3918 #define BNX2_RPM_RC_CNTL_15_CMDSEL_XI			 (0x1fL<<20)
3919 #define BNX2_RPM_RC_CNTL_15_DISCARD_XI			 (1L<<25)
3920 #define BNX2_RPM_RC_CNTL_15_MASK_XI			 (1L<<26)
3921 #define BNX2_RPM_RC_CNTL_15_P1_XI			 (1L<<27)
3922 #define BNX2_RPM_RC_CNTL_15_P2_XI			 (1L<<28)
3923 #define BNX2_RPM_RC_CNTL_15_P3_XI			 (1L<<29)
3924 #define BNX2_RPM_RC_CNTL_15_NBIT_XI			 (1L<<30)
3925 
3926 #define BNX2_RPM_RC_VALUE_MASK_15			0x0000197c
3927 #define BNX2_RPM_RC_VALUE_MASK_15_VALUE			 (0xffffL<<0)
3928 #define BNX2_RPM_RC_VALUE_MASK_15_MASK			 (0xffffL<<16)
3929 
3930 #define BNX2_RPM_RC_CONFIG				0x00001980
3931 #define BNX2_RPM_RC_CONFIG_RULE_ENABLE			 (0xffffL<<0)
3932 #define BNX2_RPM_RC_CONFIG_RULE_ENABLE_XI		 (0xfffffL<<0)
3933 #define BNX2_RPM_RC_CONFIG_DEF_CLASS			 (0x7L<<24)
3934 #define BNX2_RPM_RC_CONFIG_KNUM_OVERWRITE		 (1L<<31)
3935 
3936 #define BNX2_RPM_DEBUG0					0x00001984
3937 #define BNX2_RPM_DEBUG0_FM_BCNT				 (0xffffL<<0)
3938 #define BNX2_RPM_DEBUG0_T_DATA_OFST_VLD			 (1L<<16)
3939 #define BNX2_RPM_DEBUG0_T_UDP_OFST_VLD			 (1L<<17)
3940 #define BNX2_RPM_DEBUG0_T_TCP_OFST_VLD			 (1L<<18)
3941 #define BNX2_RPM_DEBUG0_T_IP_OFST_VLD			 (1L<<19)
3942 #define BNX2_RPM_DEBUG0_IP_MORE_FRGMT			 (1L<<20)
3943 #define BNX2_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR		 (1L<<21)
3944 #define BNX2_RPM_DEBUG0_LLC_SNAP			 (1L<<22)
3945 #define BNX2_RPM_DEBUG0_FM_STARTED			 (1L<<23)
3946 #define BNX2_RPM_DEBUG0_DONE				 (1L<<24)
3947 #define BNX2_RPM_DEBUG0_WAIT_4_DONE			 (1L<<25)
3948 #define BNX2_RPM_DEBUG0_USE_TPBUF_CKSUM			 (1L<<26)
3949 #define BNX2_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM		 (1L<<27)
3950 #define BNX2_RPM_DEBUG0_IGNORE_VLAN			 (1L<<28)
3951 #define BNX2_RPM_DEBUG0_RP_ENA_ACTIVE			 (1L<<31)
3952 
3953 #define BNX2_RPM_DEBUG1					0x00001988
3954 #define BNX2_RPM_DEBUG1_FSM_CUR_ST			 (0xffffL<<0)
3955 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_IDLE			 (0L<<0)
3956 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL		 (1L<<0)
3957 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC	 (2L<<0)
3958 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP		 (4L<<0)
3959 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP		 (8L<<0)
3960 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP_START		 (16L<<0)
3961 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP			 (32L<<0)
3962 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_TCP			 (64L<<0)
3963 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_UDP			 (128L<<0)
3964 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_AH			 (256L<<0)
3965 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP			 (512L<<0)
3966 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD		 (1024L<<0)
3967 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_DATA			 (2048L<<0)
3968 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY		 (0x2000L<<0)
3969 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT		 (0x4000L<<0)
3970 #define BNX2_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT		 (0x8000L<<0)
3971 #define BNX2_RPM_DEBUG1_HDR_BCNT			 (0x7ffL<<16)
3972 #define BNX2_RPM_DEBUG1_UNKNOWN_ETYPE_D			 (1L<<28)
3973 #define BNX2_RPM_DEBUG1_VLAN_REMOVED_D2			 (1L<<29)
3974 #define BNX2_RPM_DEBUG1_VLAN_REMOVED_D1			 (1L<<30)
3975 #define BNX2_RPM_DEBUG1_EOF_0XTRA_WD			 (1L<<31)
3976 
3977 #define BNX2_RPM_DEBUG2					0x0000198c
3978 #define BNX2_RPM_DEBUG2_CMD_HIT_VEC			 (0xffffL<<0)
3979 #define BNX2_RPM_DEBUG2_IP_BCNT				 (0xffL<<16)
3980 #define BNX2_RPM_DEBUG2_THIS_CMD_M4			 (1L<<24)
3981 #define BNX2_RPM_DEBUG2_THIS_CMD_M3			 (1L<<25)
3982 #define BNX2_RPM_DEBUG2_THIS_CMD_M2			 (1L<<26)
3983 #define BNX2_RPM_DEBUG2_THIS_CMD_M1			 (1L<<27)
3984 #define BNX2_RPM_DEBUG2_IPIPE_EMPTY			 (1L<<28)
3985 #define BNX2_RPM_DEBUG2_FM_DISCARD			 (1L<<29)
3986 #define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D2		 (1L<<30)
3987 #define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D1		 (1L<<31)
3988 
3989 #define BNX2_RPM_DEBUG3					0x00001990
3990 #define BNX2_RPM_DEBUG3_AVAIL_MBUF_PTR			 (0x1ffL<<0)
3991 #define BNX2_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT		 (1L<<9)
3992 #define BNX2_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT		 (1L<<10)
3993 #define BNX2_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT		 (1L<<11)
3994 #define BNX2_RPM_DEBUG3_RDE_RBUF_FREE_REQ		 (1L<<12)
3995 #define BNX2_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ		 (1L<<13)
3996 #define BNX2_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL		 (1L<<14)
3997 #define BNX2_RPM_DEBUG3_RBUF_RDE_SOF_DROP		 (1L<<15)
3998 #define BNX2_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT		 (0xfL<<16)
3999 #define BNX2_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL		 (1L<<21)
4000 #define BNX2_RPM_DEBUG3_DROP_NXT_VLD			 (1L<<22)
4001 #define BNX2_RPM_DEBUG3_DROP_NXT			 (1L<<23)
4002 #define BNX2_RPM_DEBUG3_FTQ_FSM				 (0x3L<<24)
4003 #define BNX2_RPM_DEBUG3_FTQ_FSM_IDLE			 (0x0L<<24)
4004 #define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_ACK		 (0x1L<<24)
4005 #define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_FREE		 (0x2L<<24)
4006 #define BNX2_RPM_DEBUG3_MBWRITE_FSM			 (0x3L<<26)
4007 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF		 (0x0L<<26)
4008 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF		 (0x1L<<26)
4009 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA		 (0x2L<<26)
4010 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA		 (0x3L<<26)
4011 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF		 (0x4L<<26)
4012 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK		 (0x5L<<26)
4013 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD	 (0x6L<<26)
4014 #define BNX2_RPM_DEBUG3_MBWRITE_FSM_DONE		 (0x7L<<26)
4015 #define BNX2_RPM_DEBUG3_MBFREE_FSM			 (1L<<29)
4016 #define BNX2_RPM_DEBUG3_MBFREE_FSM_IDLE			 (0L<<29)
4017 #define BNX2_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK		 (1L<<29)
4018 #define BNX2_RPM_DEBUG3_MBALLOC_FSM			 (1L<<30)
4019 #define BNX2_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF		 (0x0L<<30)
4020 #define BNX2_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF		 (0x1L<<30)
4021 #define BNX2_RPM_DEBUG3_CCODE_EOF_ERROR			 (1L<<31)
4022 
4023 #define BNX2_RPM_DEBUG4					0x00001994
4024 #define BNX2_RPM_DEBUG4_DFSM_MBUF_CLUSTER		 (0x1ffffffL<<0)
4025 #define BNX2_RPM_DEBUG4_DFIFO_CUR_CCODE			 (0x7L<<25)
4026 #define BNX2_RPM_DEBUG4_MBWRITE_FSM			 (0x7L<<28)
4027 #define BNX2_RPM_DEBUG4_DFIFO_EMPTY			 (1L<<31)
4028 
4029 #define BNX2_RPM_DEBUG5					0x00001998
4030 #define BNX2_RPM_DEBUG5_RDROP_WPTR			 (0x1fL<<0)
4031 #define BNX2_RPM_DEBUG5_RDROP_ACPI_RPTR			 (0x1fL<<5)
4032 #define BNX2_RPM_DEBUG5_RDROP_MC_RPTR			 (0x1fL<<10)
4033 #define BNX2_RPM_DEBUG5_RDROP_RC_RPTR			 (0x1fL<<15)
4034 #define BNX2_RPM_DEBUG5_RDROP_ACPI_EMPTY		 (1L<<20)
4035 #define BNX2_RPM_DEBUG5_RDROP_MC_EMPTY			 (1L<<21)
4036 #define BNX2_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR	 (1L<<22)
4037 #define BNX2_RPM_DEBUG5_HOLDREG_WOL_DROP_INT		 (1L<<23)
4038 #define BNX2_RPM_DEBUG5_HOLDREG_DISCARD			 (1L<<24)
4039 #define BNX2_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL		 (1L<<25)
4040 #define BNX2_RPM_DEBUG5_HOLDREG_MC_EMPTY		 (1L<<26)
4041 #define BNX2_RPM_DEBUG5_HOLDREG_RC_EMPTY		 (1L<<27)
4042 #define BNX2_RPM_DEBUG5_HOLDREG_FC_EMPTY		 (1L<<28)
4043 #define BNX2_RPM_DEBUG5_HOLDREG_ACPI_EMPTY		 (1L<<29)
4044 #define BNX2_RPM_DEBUG5_HOLDREG_FULL_T			 (1L<<30)
4045 #define BNX2_RPM_DEBUG5_HOLDREG_RD			 (1L<<31)
4046 
4047 #define BNX2_RPM_DEBUG6					0x0000199c
4048 #define BNX2_RPM_DEBUG6_ACPI_VEC			 (0xffffL<<0)
4049 #define BNX2_RPM_DEBUG6_VEC				 (0xffffL<<16)
4050 
4051 #define BNX2_RPM_DEBUG7					0x000019a0
4052 #define BNX2_RPM_DEBUG7_RPM_DBG7_LAST_CRC		 (0xffffffffL<<0)
4053 
4054 #define BNX2_RPM_DEBUG8					0x000019a4
4055 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM			 (0xfL<<0)
4056 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_IDLE		 (0L<<0)
4057 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR		 (1L<<0)
4058 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR		 (2L<<0)
4059 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR		 (3L<<0)
4060 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF	 (4L<<0)
4061 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA		 (5L<<0)
4062 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR		 (6L<<0)
4063 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR		 (7L<<0)
4064 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR		 (8L<<0)
4065 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR		 (9L<<0)
4066 #define BNX2_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF		 (10L<<0)
4067 #define BNX2_RPM_DEBUG8_COMPARE_AT_W0			 (1L<<4)
4068 #define BNX2_RPM_DEBUG8_COMPARE_AT_W3_DATA		 (1L<<5)
4069 #define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_WAIT		 (1L<<6)
4070 #define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W3		 (1L<<7)
4071 #define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W2		 (1L<<8)
4072 #define BNX2_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES		 (1L<<9)
4073 #define BNX2_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES		 (1L<<10)
4074 #define BNX2_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES		 (1L<<11)
4075 #define BNX2_RPM_DEBUG8_EOF_DET				 (1L<<12)
4076 #define BNX2_RPM_DEBUG8_SOF_DET				 (1L<<13)
4077 #define BNX2_RPM_DEBUG8_WAIT_4_SOF			 (1L<<14)
4078 #define BNX2_RPM_DEBUG8_ALL_DONE			 (1L<<15)
4079 #define BNX2_RPM_DEBUG8_THBUF_ADDR			 (0x7fL<<16)
4080 #define BNX2_RPM_DEBUG8_BYTE_CTR			 (0xffL<<24)
4081 
4082 #define BNX2_RPM_DEBUG9					0x000019a8
4083 #define BNX2_RPM_DEBUG9_OUTFIFO_COUNT			 (0x7L<<0)
4084 #define BNX2_RPM_DEBUG9_RDE_ACPI_RDY			 (1L<<3)
4085 #define BNX2_RPM_DEBUG9_VLD_RD_ENTRY_CT			 (0x7L<<4)
4086 #define BNX2_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED	 (1L<<28)
4087 #define BNX2_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED		 (1L<<29)
4088 #define BNX2_RPM_DEBUG9_ACPI_MATCH_INT			 (1L<<30)
4089 #define BNX2_RPM_DEBUG9_ACPI_ENABLE_SYN			 (1L<<31)
4090 #define BNX2_RPM_DEBUG9_BEMEM_R_XI			 (0x1fL<<0)
4091 #define BNX2_RPM_DEBUG9_EO_XI				 (1L<<5)
4092 #define BNX2_RPM_DEBUG9_AEOF_DE_XI			 (1L<<6)
4093 #define BNX2_RPM_DEBUG9_SO_XI				 (1L<<7)
4094 #define BNX2_RPM_DEBUG9_WD64_CT_XI			 (0x1fL<<8)
4095 #define BNX2_RPM_DEBUG9_EOF_VLDBYTE_XI			 (0x7L<<13)
4096 #define BNX2_RPM_DEBUG9_ACPI_RDE_PAT_ID_XI		 (0xfL<<16)
4097 #define BNX2_RPM_DEBUG9_CALCRC_RESULT_XI		 (0x3ffL<<20)
4098 #define BNX2_RPM_DEBUG9_DATA_IN_VL_XI			 (1L<<30)
4099 #define BNX2_RPM_DEBUG9_CALCRC_BUFFER_VLD_XI		 (1L<<31)
4100 
4101 #define BNX2_RPM_ACPI_DBG_BUF_W00			0x000019c0
4102 #define BNX2_RPM_ACPI_DBG_BUF_W01			0x000019c4
4103 #define BNX2_RPM_ACPI_DBG_BUF_W02			0x000019c8
4104 #define BNX2_RPM_ACPI_DBG_BUF_W03			0x000019cc
4105 #define BNX2_RPM_ACPI_DBG_BUF_W10			0x000019d0
4106 #define BNX2_RPM_ACPI_DBG_BUF_W11			0x000019d4
4107 #define BNX2_RPM_ACPI_DBG_BUF_W12			0x000019d8
4108 #define BNX2_RPM_ACPI_DBG_BUF_W13			0x000019dc
4109 #define BNX2_RPM_ACPI_DBG_BUF_W20			0x000019e0
4110 #define BNX2_RPM_ACPI_DBG_BUF_W21			0x000019e4
4111 #define BNX2_RPM_ACPI_DBG_BUF_W22			0x000019e8
4112 #define BNX2_RPM_ACPI_DBG_BUF_W23			0x000019ec
4113 #define BNX2_RPM_ACPI_DBG_BUF_W30			0x000019f0
4114 #define BNX2_RPM_ACPI_DBG_BUF_W31			0x000019f4
4115 #define BNX2_RPM_ACPI_DBG_BUF_W32			0x000019f8
4116 #define BNX2_RPM_ACPI_DBG_BUF_W33			0x000019fc
4117 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL			0x00001a00
4118 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_BYTE_ADDRESS	 (0xffffL<<0)
4119 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_DEBUGRD		 (1L<<28)
4120 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_MODE		 (1L<<29)
4121 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_INIT		 (1L<<30)
4122 #define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_WR		 (1L<<31)
4123 
4124 #define BNX2_RPM_ACPI_PATTERN_CTRL			0x00001a04
4125 #define BNX2_RPM_ACPI_PATTERN_CTRL_PATTERN_ID		 (0xfL<<0)
4126 #define BNX2_RPM_ACPI_PATTERN_CTRL_CRC_SM_CLR		 (1L<<30)
4127 #define BNX2_RPM_ACPI_PATTERN_CTRL_WR			 (1L<<31)
4128 
4129 #define BNX2_RPM_ACPI_DATA				0x00001a08
4130 #define BNX2_RPM_ACPI_DATA_PATTERN_BE			 (0xffffffffL<<0)
4131 
4132 #define BNX2_RPM_ACPI_PATTERN_LEN0			0x00001a0c
4133 #define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN3		 (0xffL<<0)
4134 #define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN2		 (0xffL<<8)
4135 #define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN1		 (0xffL<<16)
4136 #define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN0		 (0xffL<<24)
4137 
4138 #define BNX2_RPM_ACPI_PATTERN_LEN1			0x00001a10
4139 #define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN7		 (0xffL<<0)
4140 #define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN6		 (0xffL<<8)
4141 #define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN5		 (0xffL<<16)
4142 #define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN4		 (0xffL<<24)
4143 
4144 #define BNX2_RPM_ACPI_PATTERN_CRC0			0x00001a18
4145 #define BNX2_RPM_ACPI_PATTERN_CRC0_PATTERN_CRC0		 (0xffffffffL<<0)
4146 
4147 #define BNX2_RPM_ACPI_PATTERN_CRC1			0x00001a1c
4148 #define BNX2_RPM_ACPI_PATTERN_CRC1_PATTERN_CRC1		 (0xffffffffL<<0)
4149 
4150 #define BNX2_RPM_ACPI_PATTERN_CRC2			0x00001a20
4151 #define BNX2_RPM_ACPI_PATTERN_CRC2_PATTERN_CRC2		 (0xffffffffL<<0)
4152 
4153 #define BNX2_RPM_ACPI_PATTERN_CRC3			0x00001a24
4154 #define BNX2_RPM_ACPI_PATTERN_CRC3_PATTERN_CRC3		 (0xffffffffL<<0)
4155 
4156 #define BNX2_RPM_ACPI_PATTERN_CRC4			0x00001a28
4157 #define BNX2_RPM_ACPI_PATTERN_CRC4_PATTERN_CRC4		 (0xffffffffL<<0)
4158 
4159 #define BNX2_RPM_ACPI_PATTERN_CRC5			0x00001a2c
4160 #define BNX2_RPM_ACPI_PATTERN_CRC5_PATTERN_CRC5		 (0xffffffffL<<0)
4161 
4162 #define BNX2_RPM_ACPI_PATTERN_CRC6			0x00001a30
4163 #define BNX2_RPM_ACPI_PATTERN_CRC6_PATTERN_CRC6		 (0xffffffffL<<0)
4164 
4165 #define BNX2_RPM_ACPI_PATTERN_CRC7			0x00001a34
4166 #define BNX2_RPM_ACPI_PATTERN_CRC7_PATTERN_CRC7		 (0xffffffffL<<0)
4167 
4168 
4169 /*
4170  *  rlup_reg definition
4171  *  offset: 0x2000
4172  */
4173 #define BNX2_RLUP_RSS_CONFIG				0x0000201c
4174 #define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_XI		 (0x3L<<0)
4175 #define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_OFF_XI	 (0L<<0)
4176 #define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI	 (1L<<0)
4177 #define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_IP_ONLY_XI	 (2L<<0)
4178 #define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_RES_XI	 (3L<<0)
4179 #define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_XI		 (0x3L<<2)
4180 #define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_OFF_XI	 (0L<<2)
4181 #define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI	 (1L<<2)
4182 #define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_IP_ONLY_XI	 (2L<<2)
4183 #define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_RES_XI	 (3L<<2)
4184 
4185 #define BNX2_RLUP_RSS_COMMAND				0x00002048
4186 #define BNX2_RLUP_RSS_COMMAND_RSS_IND_TABLE_ADDR	 (0xfUL<<0)
4187 #define BNX2_RLUP_RSS_COMMAND_RSS_WRITE_MASK		 (0xffUL<<4)
4188 #define BNX2_RLUP_RSS_COMMAND_WRITE			 (1UL<<12)
4189 #define BNX2_RLUP_RSS_COMMAND_READ			 (1UL<<13)
4190 #define BNX2_RLUP_RSS_COMMAND_HASH_MASK			 (0x7UL<<14)
4191 
4192 #define BNX2_RLUP_RSS_DATA				0x0000204c
4193 
4194 
4195 /*
4196  *  rbuf_reg definition
4197  *  offset: 0x200000
4198  */
4199 #define BNX2_RBUF_COMMAND				0x00200000
4200 #define BNX2_RBUF_COMMAND_ENABLED			 (1L<<0)
4201 #define BNX2_RBUF_COMMAND_FREE_INIT			 (1L<<1)
4202 #define BNX2_RBUF_COMMAND_RAM_INIT			 (1L<<2)
4203 #define BNX2_RBUF_COMMAND_PKT_OFFSET_OVFL		 (1L<<3)
4204 #define BNX2_RBUF_COMMAND_OVER_FREE			 (1L<<4)
4205 #define BNX2_RBUF_COMMAND_ALLOC_REQ			 (1L<<5)
4206 #define BNX2_RBUF_COMMAND_EN_PRI_CHNGE_TE		 (1L<<6)
4207 #define BNX2_RBUF_COMMAND_CU_ISOLATE_XI			 (1L<<5)
4208 #define BNX2_RBUF_COMMAND_EN_PRI_CHANGE_XI		 (1L<<6)
4209 #define BNX2_RBUF_COMMAND_GRC_ENDIAN_CONV_DIS_XI	 (1L<<7)
4210 
4211 #define BNX2_RBUF_STATUS1				0x00200004
4212 #define BNX2_RBUF_STATUS1_FREE_COUNT			 (0x3ffL<<0)
4213 
4214 #define BNX2_RBUF_STATUS2				0x00200008
4215 #define BNX2_RBUF_STATUS2_FREE_TAIL			 (0x1ffL<<0)
4216 #define BNX2_RBUF_STATUS2_FREE_HEAD			 (0x1ffL<<16)
4217 
4218 #define BNX2_RBUF_CONFIG				0x0020000c
4219 #define BNX2_RBUF_CONFIG_XOFF_TRIP			 (0x3ffL<<0)
4220 #define BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu)		 \
4221 	((((mtu) - 1500) * 31 / 1000) + 54)
4222 #define BNX2_RBUF_CONFIG_XON_TRIP			 (0x3ffL<<16)
4223 #define BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu)		 \
4224 	((((mtu) - 1500) * 39 / 1000) + 66)
4225 #define BNX2_RBUF_CONFIG_VAL(mtu)			 \
4226 	(BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu) |		 \
4227 	(BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu) << 16))
4228 
4229 #define BNX2_RBUF_FW_BUF_ALLOC				0x00200010
4230 #define BNX2_RBUF_FW_BUF_ALLOC_VALUE			 (0x1ffL<<7)
4231 #define BNX2_RBUF_FW_BUF_ALLOC_TYPE			 (1L<<16)
4232 #define BNX2_RBUF_FW_BUF_ALLOC_ALLOC_REQ		 (1L<<31)
4233 
4234 #define BNX2_RBUF_FW_BUF_FREE				0x00200014
4235 #define BNX2_RBUF_FW_BUF_FREE_COUNT			 (0x7fL<<0)
4236 #define BNX2_RBUF_FW_BUF_FREE_TAIL			 (0x1ffL<<7)
4237 #define BNX2_RBUF_FW_BUF_FREE_HEAD			 (0x1ffL<<16)
4238 #define BNX2_RBUF_FW_BUF_FREE_TYPE			 (1L<<25)
4239 #define BNX2_RBUF_FW_BUF_FREE_FREE_REQ			 (1L<<31)
4240 
4241 #define BNX2_RBUF_FW_BUF_SEL				0x00200018
4242 #define BNX2_RBUF_FW_BUF_SEL_COUNT			 (0x7fL<<0)
4243 #define BNX2_RBUF_FW_BUF_SEL_TAIL			 (0x1ffL<<7)
4244 #define BNX2_RBUF_FW_BUF_SEL_HEAD			 (0x1ffL<<16)
4245 #define BNX2_RBUF_FW_BUF_SEL_SEL_REQ			 (1L<<31)
4246 
4247 #define BNX2_RBUF_CONFIG2				0x0020001c
4248 #define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP			 (0x3ffL<<0)
4249 #define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu)	 \
4250 	((((mtu) - 1500) * 4 / 1000) + 5)
4251 #define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP			 (0x3ffL<<16)
4252 #define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu)	 \
4253 	((((mtu) - 1500) * 2 / 100) + 30)
4254 #define BNX2_RBUF_CONFIG2_VAL(mtu)			 \
4255 	(BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu) |	 \
4256 	(BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu) << 16))
4257 
4258 #define BNX2_RBUF_CONFIG3				0x00200020
4259 #define BNX2_RBUF_CONFIG3_CU_DROP_TRIP			 (0x3ffL<<0)
4260 #define BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu)		 \
4261 	((((mtu) - 1500) * 12 / 1000) + 18)
4262 #define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP			 (0x3ffL<<16)
4263 #define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu)		 \
4264 	((((mtu) - 1500) * 2 / 100) + 30)
4265 #define BNX2_RBUF_CONFIG3_VAL(mtu)			 \
4266 	(BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu) |	 \
4267 	(BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu) << 16))
4268 
4269 #define BNX2_RBUF_PKT_DATA				0x00208000
4270 #define BNX2_RBUF_CLIST_DATA				0x00210000
4271 #define BNX2_RBUF_BUF_DATA				0x00220000
4272 
4273 
4274 /*
4275  *  rv2p_reg definition
4276  *  offset: 0x2800
4277  */
4278 #define BNX2_RV2P_COMMAND				0x00002800
4279 #define BNX2_RV2P_COMMAND_ENABLED			 (1L<<0)
4280 #define BNX2_RV2P_COMMAND_PROC1_INTRPT			 (1L<<1)
4281 #define BNX2_RV2P_COMMAND_PROC2_INTRPT			 (1L<<2)
4282 #define BNX2_RV2P_COMMAND_ABORT0			 (1L<<4)
4283 #define BNX2_RV2P_COMMAND_ABORT1			 (1L<<5)
4284 #define BNX2_RV2P_COMMAND_ABORT2			 (1L<<6)
4285 #define BNX2_RV2P_COMMAND_ABORT3			 (1L<<7)
4286 #define BNX2_RV2P_COMMAND_ABORT4			 (1L<<8)
4287 #define BNX2_RV2P_COMMAND_ABORT5			 (1L<<9)
4288 #define BNX2_RV2P_COMMAND_PROC1_RESET			 (1L<<16)
4289 #define BNX2_RV2P_COMMAND_PROC2_RESET			 (1L<<17)
4290 #define BNX2_RV2P_COMMAND_CTXIF_RESET			 (1L<<18)
4291 
4292 #define BNX2_RV2P_STATUS				0x00002804
4293 #define BNX2_RV2P_STATUS_ALWAYS_0			 (1L<<0)
4294 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT0_CNT		 (1L<<8)
4295 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT1_CNT		 (1L<<9)
4296 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT2_CNT		 (1L<<10)
4297 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT3_CNT		 (1L<<11)
4298 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT4_CNT		 (1L<<12)
4299 #define BNX2_RV2P_STATUS_RV2P_GEN_STAT5_CNT		 (1L<<13)
4300 
4301 #define BNX2_RV2P_CONFIG				0x00002808
4302 #define BNX2_RV2P_CONFIG_STALL_PROC1			 (1L<<0)
4303 #define BNX2_RV2P_CONFIG_STALL_PROC2			 (1L<<1)
4304 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT0		 (1L<<8)
4305 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT1		 (1L<<9)
4306 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT2		 (1L<<10)
4307 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT3		 (1L<<11)
4308 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT4		 (1L<<12)
4309 #define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT5		 (1L<<13)
4310 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT0		 (1L<<16)
4311 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT1		 (1L<<17)
4312 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT2		 (1L<<18)
4313 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT3		 (1L<<19)
4314 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT4		 (1L<<20)
4315 #define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT5		 (1L<<21)
4316 #define BNX2_RV2P_CONFIG_PAGE_SIZE			 (0xfL<<24)
4317 #define BNX2_RV2P_CONFIG_PAGE_SIZE_256			 (0L<<24)
4318 #define BNX2_RV2P_CONFIG_PAGE_SIZE_512			 (1L<<24)
4319 #define BNX2_RV2P_CONFIG_PAGE_SIZE_1K			 (2L<<24)
4320 #define BNX2_RV2P_CONFIG_PAGE_SIZE_2K			 (3L<<24)
4321 #define BNX2_RV2P_CONFIG_PAGE_SIZE_4K			 (4L<<24)
4322 #define BNX2_RV2P_CONFIG_PAGE_SIZE_8K			 (5L<<24)
4323 #define BNX2_RV2P_CONFIG_PAGE_SIZE_16K			 (6L<<24)
4324 #define BNX2_RV2P_CONFIG_PAGE_SIZE_32K			 (7L<<24)
4325 #define BNX2_RV2P_CONFIG_PAGE_SIZE_64K			 (8L<<24)
4326 #define BNX2_RV2P_CONFIG_PAGE_SIZE_128K			 (9L<<24)
4327 #define BNX2_RV2P_CONFIG_PAGE_SIZE_256K			 (10L<<24)
4328 #define BNX2_RV2P_CONFIG_PAGE_SIZE_512K			 (11L<<24)
4329 #define BNX2_RV2P_CONFIG_PAGE_SIZE_1M			 (12L<<24)
4330 
4331 #define BNX2_RV2P_GEN_BFR_ADDR_0			0x00002810
4332 #define BNX2_RV2P_GEN_BFR_ADDR_0_VALUE			 (0xffffL<<16)
4333 
4334 #define BNX2_RV2P_GEN_BFR_ADDR_1			0x00002814
4335 #define BNX2_RV2P_GEN_BFR_ADDR_1_VALUE			 (0xffffL<<16)
4336 
4337 #define BNX2_RV2P_GEN_BFR_ADDR_2			0x00002818
4338 #define BNX2_RV2P_GEN_BFR_ADDR_2_VALUE			 (0xffffL<<16)
4339 
4340 #define BNX2_RV2P_GEN_BFR_ADDR_3			0x0000281c
4341 #define BNX2_RV2P_GEN_BFR_ADDR_3_VALUE			 (0xffffL<<16)
4342 
4343 #define BNX2_RV2P_INSTR_HIGH				0x00002830
4344 #define BNX2_RV2P_INSTR_HIGH_HIGH			 (0x1fL<<0)
4345 
4346 #define BNX2_RV2P_INSTR_LOW				0x00002834
4347 #define BNX2_RV2P_INSTR_LOW_LOW				 (0xffffffffL<<0)
4348 
4349 #define BNX2_RV2P_PROC1_ADDR_CMD			0x00002838
4350 #define BNX2_RV2P_PROC1_ADDR_CMD_ADD			 (0x3ffL<<0)
4351 #define BNX2_RV2P_PROC1_ADDR_CMD_RDWR			 (1L<<31)
4352 
4353 #define BNX2_RV2P_PROC2_ADDR_CMD			0x0000283c
4354 #define BNX2_RV2P_PROC2_ADDR_CMD_ADD			 (0x3ffL<<0)
4355 #define BNX2_RV2P_PROC2_ADDR_CMD_RDWR			 (1L<<31)
4356 
4357 #define BNX2_RV2P_PROC1_GRC_DEBUG			0x00002840
4358 #define BNX2_RV2P_PROC2_GRC_DEBUG			0x00002844
4359 #define BNX2_RV2P_GRC_PROC_DEBUG			0x00002848
4360 #define BNX2_RV2P_DEBUG_VECT_PEEK			0x0000284c
4361 #define BNX2_RV2P_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
4362 #define BNX2_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
4363 #define BNX2_RV2P_DEBUG_VECT_PEEK_1_SEL			 (0xfL<<12)
4364 #define BNX2_RV2P_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
4365 #define BNX2_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
4366 #define BNX2_RV2P_DEBUG_VECT_PEEK_2_SEL			 (0xfL<<28)
4367 
4368 #define BNX2_RV2P_MPFE_PFE_CTL				0x00002afc
4369 #define BNX2_RV2P_MPFE_PFE_CTL_INC_USAGE_CNT		 (1L<<0)
4370 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE			 (0xfL<<4)
4371 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_0		 (0L<<4)
4372 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_1		 (1L<<4)
4373 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_2		 (2L<<4)
4374 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_3		 (3L<<4)
4375 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_4		 (4L<<4)
4376 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_5		 (5L<<4)
4377 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_6		 (6L<<4)
4378 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_7		 (7L<<4)
4379 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_8		 (8L<<4)
4380 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_9		 (9L<<4)
4381 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_10		 (10L<<4)
4382 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_11		 (11L<<4)
4383 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_12		 (12L<<4)
4384 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_13		 (13L<<4)
4385 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_14		 (14L<<4)
4386 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_15		 (15L<<4)
4387 #define BNX2_RV2P_MPFE_PFE_CTL_PFE_COUNT		 (0xfL<<12)
4388 #define BNX2_RV2P_MPFE_PFE_CTL_OFFSET			 (0x1ffL<<16)
4389 
4390 #define BNX2_RV2P_RV2PPQ				0x00002b40
4391 #define BNX2_RV2P_PFTQ_CMD				0x00002b78
4392 #define BNX2_RV2P_PFTQ_CMD_OFFSET			 (0x3ffL<<0)
4393 #define BNX2_RV2P_PFTQ_CMD_WR_TOP			 (1L<<10)
4394 #define BNX2_RV2P_PFTQ_CMD_WR_TOP_0			 (0L<<10)
4395 #define BNX2_RV2P_PFTQ_CMD_WR_TOP_1			 (1L<<10)
4396 #define BNX2_RV2P_PFTQ_CMD_SFT_RESET			 (1L<<25)
4397 #define BNX2_RV2P_PFTQ_CMD_RD_DATA			 (1L<<26)
4398 #define BNX2_RV2P_PFTQ_CMD_ADD_INTERVEN			 (1L<<27)
4399 #define BNX2_RV2P_PFTQ_CMD_ADD_DATA			 (1L<<28)
4400 #define BNX2_RV2P_PFTQ_CMD_INTERVENE_CLR		 (1L<<29)
4401 #define BNX2_RV2P_PFTQ_CMD_POP				 (1L<<30)
4402 #define BNX2_RV2P_PFTQ_CMD_BUSY				 (1L<<31)
4403 
4404 #define BNX2_RV2P_PFTQ_CTL				0x00002b7c
4405 #define BNX2_RV2P_PFTQ_CTL_INTERVENE			 (1L<<0)
4406 #define BNX2_RV2P_PFTQ_CTL_OVERFLOW			 (1L<<1)
4407 #define BNX2_RV2P_PFTQ_CTL_FORCE_INTERVENE		 (1L<<2)
4408 #define BNX2_RV2P_PFTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
4409 #define BNX2_RV2P_PFTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
4410 
4411 #define BNX2_RV2P_RV2PTQ				0x00002b80
4412 #define BNX2_RV2P_TFTQ_CMD				0x00002bb8
4413 #define BNX2_RV2P_TFTQ_CMD_OFFSET			 (0x3ffL<<0)
4414 #define BNX2_RV2P_TFTQ_CMD_WR_TOP			 (1L<<10)
4415 #define BNX2_RV2P_TFTQ_CMD_WR_TOP_0			 (0L<<10)
4416 #define BNX2_RV2P_TFTQ_CMD_WR_TOP_1			 (1L<<10)
4417 #define BNX2_RV2P_TFTQ_CMD_SFT_RESET			 (1L<<25)
4418 #define BNX2_RV2P_TFTQ_CMD_RD_DATA			 (1L<<26)
4419 #define BNX2_RV2P_TFTQ_CMD_ADD_INTERVEN			 (1L<<27)
4420 #define BNX2_RV2P_TFTQ_CMD_ADD_DATA			 (1L<<28)
4421 #define BNX2_RV2P_TFTQ_CMD_INTERVENE_CLR		 (1L<<29)
4422 #define BNX2_RV2P_TFTQ_CMD_POP				 (1L<<30)
4423 #define BNX2_RV2P_TFTQ_CMD_BUSY				 (1L<<31)
4424 
4425 #define BNX2_RV2P_TFTQ_CTL				0x00002bbc
4426 #define BNX2_RV2P_TFTQ_CTL_INTERVENE			 (1L<<0)
4427 #define BNX2_RV2P_TFTQ_CTL_OVERFLOW			 (1L<<1)
4428 #define BNX2_RV2P_TFTQ_CTL_FORCE_INTERVENE		 (1L<<2)
4429 #define BNX2_RV2P_TFTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
4430 #define BNX2_RV2P_TFTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
4431 
4432 #define BNX2_RV2P_RV2PMQ				0x00002bc0
4433 #define BNX2_RV2P_MFTQ_CMD				0x00002bf8
4434 #define BNX2_RV2P_MFTQ_CMD_OFFSET			 (0x3ffL<<0)
4435 #define BNX2_RV2P_MFTQ_CMD_WR_TOP			 (1L<<10)
4436 #define BNX2_RV2P_MFTQ_CMD_WR_TOP_0			 (0L<<10)
4437 #define BNX2_RV2P_MFTQ_CMD_WR_TOP_1			 (1L<<10)
4438 #define BNX2_RV2P_MFTQ_CMD_SFT_RESET			 (1L<<25)
4439 #define BNX2_RV2P_MFTQ_CMD_RD_DATA			 (1L<<26)
4440 #define BNX2_RV2P_MFTQ_CMD_ADD_INTERVEN			 (1L<<27)
4441 #define BNX2_RV2P_MFTQ_CMD_ADD_DATA			 (1L<<28)
4442 #define BNX2_RV2P_MFTQ_CMD_INTERVENE_CLR		 (1L<<29)
4443 #define BNX2_RV2P_MFTQ_CMD_POP				 (1L<<30)
4444 #define BNX2_RV2P_MFTQ_CMD_BUSY				 (1L<<31)
4445 
4446 #define BNX2_RV2P_MFTQ_CTL				0x00002bfc
4447 #define BNX2_RV2P_MFTQ_CTL_INTERVENE			 (1L<<0)
4448 #define BNX2_RV2P_MFTQ_CTL_OVERFLOW			 (1L<<1)
4449 #define BNX2_RV2P_MFTQ_CTL_FORCE_INTERVENE		 (1L<<2)
4450 #define BNX2_RV2P_MFTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
4451 #define BNX2_RV2P_MFTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
4452 
4453 
4454 
4455 /*
4456  *  mq_reg definition
4457  *  offset: 0x3c00
4458  */
4459 #define BNX2_MQ_COMMAND					0x00003c00
4460 #define BNX2_MQ_COMMAND_ENABLED				 (1L<<0)
4461 #define BNX2_MQ_COMMAND_INIT				 (1L<<1)
4462 #define BNX2_MQ_COMMAND_OVERFLOW			 (1L<<4)
4463 #define BNX2_MQ_COMMAND_WR_ERROR			 (1L<<5)
4464 #define BNX2_MQ_COMMAND_RD_ERROR			 (1L<<6)
4465 #define BNX2_MQ_COMMAND_IDB_CFG_ERROR			 (1L<<7)
4466 #define BNX2_MQ_COMMAND_IDB_OVERFLOW			 (1L<<10)
4467 #define BNX2_MQ_COMMAND_NO_BIN_ERROR			 (1L<<11)
4468 #define BNX2_MQ_COMMAND_NO_MAP_ERROR			 (1L<<12)
4469 
4470 #define BNX2_MQ_STATUS					0x00003c04
4471 #define BNX2_MQ_STATUS_CTX_ACCESS_STAT			 (1L<<16)
4472 #define BNX2_MQ_STATUS_CTX_ACCESS64_STAT		 (1L<<17)
4473 #define BNX2_MQ_STATUS_PCI_STALL_STAT			 (1L<<18)
4474 #define BNX2_MQ_STATUS_IDB_OFLOW_STAT			 (1L<<19)
4475 
4476 #define BNX2_MQ_CONFIG					0x00003c08
4477 #define BNX2_MQ_CONFIG_TX_HIGH_PRI			 (1L<<0)
4478 #define BNX2_MQ_CONFIG_HALT_DIS				 (1L<<1)
4479 #define BNX2_MQ_CONFIG_BIN_MQ_MODE			 (1L<<2)
4480 #define BNX2_MQ_CONFIG_DIS_IDB_DROP			 (1L<<3)
4481 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE			 (0x7L<<4)
4482 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256		 (0L<<4)
4483 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_512		 (1L<<4)
4484 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K		 (2L<<4)
4485 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K		 (3L<<4)
4486 #define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K		 (4L<<4)
4487 #define BNX2_MQ_CONFIG_MAX_DEPTH			 (0x7fL<<8)
4488 #define BNX2_MQ_CONFIG_CUR_DEPTH			 (0x7fL<<20)
4489 
4490 #define BNX2_MQ_ENQUEUE1				0x00003c0c
4491 #define BNX2_MQ_ENQUEUE1_OFFSET				 (0x3fL<<2)
4492 #define BNX2_MQ_ENQUEUE1_CID				 (0x3fffL<<8)
4493 #define BNX2_MQ_ENQUEUE1_BYTE_MASK			 (0xfL<<24)
4494 #define BNX2_MQ_ENQUEUE1_KNL_MODE			 (1L<<28)
4495 
4496 #define BNX2_MQ_ENQUEUE2				0x00003c10
4497 #define BNX2_MQ_BAD_WR_ADDR				0x00003c14
4498 #define BNX2_MQ_BAD_RD_ADDR				0x00003c18
4499 #define BNX2_MQ_KNL_BYP_WIND_START			0x00003c1c
4500 #define BNX2_MQ_KNL_BYP_WIND_START_VALUE		 (0xfffffL<<12)
4501 
4502 #define BNX2_MQ_KNL_WIND_END				0x00003c20
4503 #define BNX2_MQ_KNL_WIND_END_VALUE			 (0xffffffL<<8)
4504 
4505 #define BNX2_MQ_KNL_WRITE_MASK1				0x00003c24
4506 #define BNX2_MQ_KNL_TX_MASK1				0x00003c28
4507 #define BNX2_MQ_KNL_CMD_MASK1				0x00003c2c
4508 #define BNX2_MQ_KNL_COND_ENQUEUE_MASK1			0x00003c30
4509 #define BNX2_MQ_KNL_RX_V2P_MASK1			0x00003c34
4510 #define BNX2_MQ_KNL_WRITE_MASK2				0x00003c38
4511 #define BNX2_MQ_KNL_TX_MASK2				0x00003c3c
4512 #define BNX2_MQ_KNL_CMD_MASK2				0x00003c40
4513 #define BNX2_MQ_KNL_COND_ENQUEUE_MASK2			0x00003c44
4514 #define BNX2_MQ_KNL_RX_V2P_MASK2			0x00003c48
4515 #define BNX2_MQ_KNL_BYP_WRITE_MASK1			0x00003c4c
4516 #define BNX2_MQ_KNL_BYP_TX_MASK1			0x00003c50
4517 #define BNX2_MQ_KNL_BYP_CMD_MASK1			0x00003c54
4518 #define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK1		0x00003c58
4519 #define BNX2_MQ_KNL_BYP_RX_V2P_MASK1			0x00003c5c
4520 #define BNX2_MQ_KNL_BYP_WRITE_MASK2			0x00003c60
4521 #define BNX2_MQ_KNL_BYP_TX_MASK2			0x00003c64
4522 #define BNX2_MQ_KNL_BYP_CMD_MASK2			0x00003c68
4523 #define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK2		0x00003c6c
4524 #define BNX2_MQ_KNL_BYP_RX_V2P_MASK2			0x00003c70
4525 #define BNX2_MQ_MEM_WR_ADDR				0x00003c74
4526 #define BNX2_MQ_MEM_WR_ADDR_VALUE			 (0x3fL<<0)
4527 
4528 #define BNX2_MQ_MEM_WR_DATA0				0x00003c78
4529 #define BNX2_MQ_MEM_WR_DATA0_VALUE			 (0xffffffffL<<0)
4530 
4531 #define BNX2_MQ_MEM_WR_DATA1				0x00003c7c
4532 #define BNX2_MQ_MEM_WR_DATA1_VALUE			 (0xffffffffL<<0)
4533 
4534 #define BNX2_MQ_MEM_WR_DATA2				0x00003c80
4535 #define BNX2_MQ_MEM_WR_DATA2_VALUE			 (0x3fffffffL<<0)
4536 #define BNX2_MQ_MEM_WR_DATA2_VALUE_XI			 (0x7fffffffL<<0)
4537 
4538 #define BNX2_MQ_MEM_RD_ADDR				0x00003c84
4539 #define BNX2_MQ_MEM_RD_ADDR_VALUE			 (0x3fL<<0)
4540 
4541 #define BNX2_MQ_MEM_RD_DATA0				0x00003c88
4542 #define BNX2_MQ_MEM_RD_DATA0_VALUE			 (0xffffffffL<<0)
4543 
4544 #define BNX2_MQ_MEM_RD_DATA1				0x00003c8c
4545 #define BNX2_MQ_MEM_RD_DATA1_VALUE			 (0xffffffffL<<0)
4546 
4547 #define BNX2_MQ_MEM_RD_DATA2				0x00003c90
4548 #define BNX2_MQ_MEM_RD_DATA2_VALUE			 (0x3fffffffL<<0)
4549 #define BNX2_MQ_MEM_RD_DATA2_VALUE_XI			 (0x7fffffffL<<0)
4550 
4551 #define BNX2_MQ_MAP_L2_3				0x00003d2c
4552 #define BNX2_MQ_MAP_L2_3_MQ_OFFSET			 (0xffL<<0)
4553 #define BNX2_MQ_MAP_L2_3_SZ				 (0x3L<<8)
4554 #define BNX2_MQ_MAP_L2_3_CTX_OFFSET			 (0x2ffL<<10)
4555 #define BNX2_MQ_MAP_L2_3_BIN_OFFSET			 (0x7L<<23)
4556 #define BNX2_MQ_MAP_L2_3_ARM				 (0x3L<<26)
4557 #define BNX2_MQ_MAP_L2_3_ENA				 (0x1L<<31)
4558 #define BNX2_MQ_MAP_L2_3_DEFAULT			 0x82004646
4559 
4560 #define BNX2_MQ_MAP_L2_5				0x00003d34
4561 #define BNX2_MQ_MAP_L2_5_ARM				 (0x3L<<26)
4562 
4563 /*
4564  *  tsch_reg definition
4565  *  offset: 0x4c00
4566  */
4567 #define BNX2_TSCH_TSS_CFG				0x00004c1c
4568 #define BNX2_TSCH_TSS_CFG_TSS_START_CID			 (0x7ffL<<8)
4569 #define BNX2_TSCH_TSS_CFG_NUM_OF_TSS_CON		 (0xfL<<24)
4570 
4571 
4572 
4573 /*
4574  *  tbdr_reg definition
4575  *  offset: 0x5000
4576  */
4577 #define BNX2_TBDR_COMMAND				0x00005000
4578 #define BNX2_TBDR_COMMAND_ENABLE			 (1L<<0)
4579 #define BNX2_TBDR_COMMAND_SOFT_RST			 (1L<<1)
4580 #define BNX2_TBDR_COMMAND_MSTR_ABORT			 (1L<<4)
4581 
4582 #define BNX2_TBDR_STATUS				0x00005004
4583 #define BNX2_TBDR_STATUS_DMA_WAIT			 (1L<<0)
4584 #define BNX2_TBDR_STATUS_FTQ_WAIT			 (1L<<1)
4585 #define BNX2_TBDR_STATUS_FIFO_OVERFLOW			 (1L<<2)
4586 #define BNX2_TBDR_STATUS_FIFO_UNDERFLOW			 (1L<<3)
4587 #define BNX2_TBDR_STATUS_SEARCHMISS_ERROR		 (1L<<4)
4588 #define BNX2_TBDR_STATUS_FTQ_ENTRY_CNT			 (1L<<5)
4589 #define BNX2_TBDR_STATUS_BURST_CNT			 (1L<<6)
4590 
4591 #define BNX2_TBDR_CONFIG				0x00005008
4592 #define BNX2_TBDR_CONFIG_MAX_BDS			 (0xffL<<0)
4593 #define BNX2_TBDR_CONFIG_SWAP_MODE			 (1L<<8)
4594 #define BNX2_TBDR_CONFIG_PRIORITY			 (1L<<9)
4595 #define BNX2_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS		 (1L<<10)
4596 #define BNX2_TBDR_CONFIG_PAGE_SIZE			 (0xfL<<24)
4597 #define BNX2_TBDR_CONFIG_PAGE_SIZE_256			 (0L<<24)
4598 #define BNX2_TBDR_CONFIG_PAGE_SIZE_512			 (1L<<24)
4599 #define BNX2_TBDR_CONFIG_PAGE_SIZE_1K			 (2L<<24)
4600 #define BNX2_TBDR_CONFIG_PAGE_SIZE_2K			 (3L<<24)
4601 #define BNX2_TBDR_CONFIG_PAGE_SIZE_4K			 (4L<<24)
4602 #define BNX2_TBDR_CONFIG_PAGE_SIZE_8K			 (5L<<24)
4603 #define BNX2_TBDR_CONFIG_PAGE_SIZE_16K			 (6L<<24)
4604 #define BNX2_TBDR_CONFIG_PAGE_SIZE_32K			 (7L<<24)
4605 #define BNX2_TBDR_CONFIG_PAGE_SIZE_64K			 (8L<<24)
4606 #define BNX2_TBDR_CONFIG_PAGE_SIZE_128K			 (9L<<24)
4607 #define BNX2_TBDR_CONFIG_PAGE_SIZE_256K			 (10L<<24)
4608 #define BNX2_TBDR_CONFIG_PAGE_SIZE_512K			 (11L<<24)
4609 #define BNX2_TBDR_CONFIG_PAGE_SIZE_1M			 (12L<<24)
4610 
4611 #define BNX2_TBDR_DEBUG_VECT_PEEK			0x0000500c
4612 #define BNX2_TBDR_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
4613 #define BNX2_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
4614 #define BNX2_TBDR_DEBUG_VECT_PEEK_1_SEL			 (0xfL<<12)
4615 #define BNX2_TBDR_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
4616 #define BNX2_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
4617 #define BNX2_TBDR_DEBUG_VECT_PEEK_2_SEL			 (0xfL<<28)
4618 
4619 #define BNX2_TBDR_CKSUM_ERROR_STATUS			0x00005010
4620 #define BNX2_TBDR_CKSUM_ERROR_STATUS_CALCULATED		 (0xffffL<<0)
4621 #define BNX2_TBDR_CKSUM_ERROR_STATUS_EXPECTED		 (0xffffL<<16)
4622 
4623 #define BNX2_TBDR_TBDRQ					0x000053c0
4624 #define BNX2_TBDR_FTQ_CMD				0x000053f8
4625 #define BNX2_TBDR_FTQ_CMD_OFFSET			 (0x3ffL<<0)
4626 #define BNX2_TBDR_FTQ_CMD_WR_TOP			 (1L<<10)
4627 #define BNX2_TBDR_FTQ_CMD_WR_TOP_0			 (0L<<10)
4628 #define BNX2_TBDR_FTQ_CMD_WR_TOP_1			 (1L<<10)
4629 #define BNX2_TBDR_FTQ_CMD_SFT_RESET			 (1L<<25)
4630 #define BNX2_TBDR_FTQ_CMD_RD_DATA			 (1L<<26)
4631 #define BNX2_TBDR_FTQ_CMD_ADD_INTERVEN			 (1L<<27)
4632 #define BNX2_TBDR_FTQ_CMD_ADD_DATA			 (1L<<28)
4633 #define BNX2_TBDR_FTQ_CMD_INTERVENE_CLR			 (1L<<29)
4634 #define BNX2_TBDR_FTQ_CMD_POP				 (1L<<30)
4635 #define BNX2_TBDR_FTQ_CMD_BUSY				 (1L<<31)
4636 
4637 #define BNX2_TBDR_FTQ_CTL				0x000053fc
4638 #define BNX2_TBDR_FTQ_CTL_INTERVENE			 (1L<<0)
4639 #define BNX2_TBDR_FTQ_CTL_OVERFLOW			 (1L<<1)
4640 #define BNX2_TBDR_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
4641 #define BNX2_TBDR_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
4642 #define BNX2_TBDR_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
4643 
4644 
4645 /*
4646  *  tbdc definition
4647  *  offset: 0x5400
4648  */
4649 #define BNX2_TBDC_COMMAND                               0x5400
4650 #define BNX2_TBDC_COMMAND_CMD_ENABLED                    (1UL<<0)
4651 #define BNX2_TBDC_COMMAND_CMD_FLUSH                      (1UL<<1)
4652 #define BNX2_TBDC_COMMAND_CMD_SOFT_RST                   (1UL<<2)
4653 #define BNX2_TBDC_COMMAND_CMD_REG_ARB                    (1UL<<3)
4654 #define BNX2_TBDC_COMMAND_WRCHK_RANGE_ERROR              (1UL<<4)
4655 #define BNX2_TBDC_COMMAND_WRCHK_ALL_ONES_ERROR           (1UL<<5)
4656 #define BNX2_TBDC_COMMAND_WRCHK_ALL_ZEROS_ERROR          (1UL<<6)
4657 #define BNX2_TBDC_COMMAND_WRCHK_ANY_ONES_ERROR           (1UL<<7)
4658 #define BNX2_TBDC_COMMAND_WRCHK_ANY_ZEROS_ERROR          (1UL<<8)
4659 
4660 #define BNX2_TBDC_STATUS				0x5404
4661 #define BNX2_TBDC_STATUS_FREE_CNT                        (0x3fUL<<0)
4662 
4663 #define BNX2_TBDC_BD_ADDR                               0x5424
4664 
4665 #define BNX2_TBDC_BIDX                                  0x542c
4666 #define BNX2_TBDC_BDIDX_BDIDX                            (0xffffUL<<0)
4667 #define BNX2_TBDC_BDIDX_CMD                              (0xffUL<<24)
4668 
4669 #define BNX2_TBDC_CID                                   0x5430
4670 
4671 #define BNX2_TBDC_CAM_OPCODE                            0x5434
4672 #define BNX2_TBDC_CAM_OPCODE_OPCODE                      (0x7UL<<0)
4673 #define BNX2_TBDC_CAM_OPCODE_OPCODE_SEARCH               (0UL<<0)
4674 #define BNX2_TBDC_CAM_OPCODE_OPCODE_CACHE_WRITE          (1UL<<0)
4675 #define BNX2_TBDC_CAM_OPCODE_OPCODE_INVALIDATE           (2UL<<0)
4676 #define BNX2_TBDC_CAM_OPCODE_OPCODE_CAM_WRITE            (4UL<<0)
4677 #define BNX2_TBDC_CAM_OPCODE_OPCODE_CAM_READ             (5UL<<0)
4678 #define BNX2_TBDC_CAM_OPCODE_OPCODE_RAM_WRITE            (6UL<<0)
4679 #define BNX2_TBDC_CAM_OPCODE_OPCODE_RAM_READ             (7UL<<0)
4680 #define BNX2_TBDC_CAM_OPCODE_SMASK_BDIDX                 (1UL<<4)
4681 #define BNX2_TBDC_CAM_OPCODE_SMASK_CID                   (1UL<<5)
4682 #define BNX2_TBDC_CAM_OPCODE_SMASK_CMD                   (1UL<<6)
4683 #define BNX2_TBDC_CAM_OPCODE_WMT_FAILED                  (1UL<<7)
4684 #define BNX2_TBDC_CAM_OPCODE_CAM_VALIDS                  (0xffUL<<8)
4685 
4686 
4687 /*
4688  *  tdma_reg definition
4689  *  offset: 0x5c00
4690  */
4691 #define BNX2_TDMA_COMMAND				0x00005c00
4692 #define BNX2_TDMA_COMMAND_ENABLED			 (1L<<0)
4693 #define BNX2_TDMA_COMMAND_MASTER_ABORT			 (1L<<4)
4694 #define BNX2_TDMA_COMMAND_CS16_ERR			 (1L<<5)
4695 #define BNX2_TDMA_COMMAND_BAD_L2_LENGTH_ABORT		 (1L<<7)
4696 #define BNX2_TDMA_COMMAND_MASK_CS1			 (1L<<20)
4697 #define BNX2_TDMA_COMMAND_MASK_CS2			 (1L<<21)
4698 #define BNX2_TDMA_COMMAND_MASK_CS3			 (1L<<22)
4699 #define BNX2_TDMA_COMMAND_MASK_CS4			 (1L<<23)
4700 #define BNX2_TDMA_COMMAND_FORCE_ILOCK_CKERR		 (1L<<24)
4701 #define BNX2_TDMA_COMMAND_OFIFO_CLR			 (1L<<30)
4702 #define BNX2_TDMA_COMMAND_IFIFO_CLR			 (1L<<31)
4703 
4704 #define BNX2_TDMA_STATUS				0x00005c04
4705 #define BNX2_TDMA_STATUS_DMA_WAIT			 (1L<<0)
4706 #define BNX2_TDMA_STATUS_PAYLOAD_WAIT			 (1L<<1)
4707 #define BNX2_TDMA_STATUS_PATCH_FTQ_WAIT			 (1L<<2)
4708 #define BNX2_TDMA_STATUS_LOCK_WAIT			 (1L<<3)
4709 #define BNX2_TDMA_STATUS_FTQ_ENTRY_CNT			 (1L<<16)
4710 #define BNX2_TDMA_STATUS_BURST_CNT			 (1L<<17)
4711 #define BNX2_TDMA_STATUS_MAX_IFIFO_DEPTH		 (0x3fL<<20)
4712 #define BNX2_TDMA_STATUS_OFIFO_OVERFLOW			 (1L<<30)
4713 #define BNX2_TDMA_STATUS_IFIFO_OVERFLOW			 (1L<<31)
4714 
4715 #define BNX2_TDMA_CONFIG				0x00005c08
4716 #define BNX2_TDMA_CONFIG_ONE_DMA			 (1L<<0)
4717 #define BNX2_TDMA_CONFIG_ONE_RECORD			 (1L<<1)
4718 #define BNX2_TDMA_CONFIG_NUM_DMA_CHAN			 (0x3L<<2)
4719 #define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_0			 (0L<<2)
4720 #define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_1			 (1L<<2)
4721 #define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_2			 (2L<<2)
4722 #define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_3			 (3L<<2)
4723 #define BNX2_TDMA_CONFIG_LIMIT_SZ			 (0xfL<<4)
4724 #define BNX2_TDMA_CONFIG_LIMIT_SZ_64			 (0L<<4)
4725 #define BNX2_TDMA_CONFIG_LIMIT_SZ_128			 (0x4L<<4)
4726 #define BNX2_TDMA_CONFIG_LIMIT_SZ_256			 (0x6L<<4)
4727 #define BNX2_TDMA_CONFIG_LIMIT_SZ_512			 (0x8L<<4)
4728 #define BNX2_TDMA_CONFIG_LINE_SZ			 (0xfL<<8)
4729 #define BNX2_TDMA_CONFIG_LINE_SZ_64			 (0L<<8)
4730 #define BNX2_TDMA_CONFIG_LINE_SZ_128			 (4L<<8)
4731 #define BNX2_TDMA_CONFIG_LINE_SZ_256			 (6L<<8)
4732 #define BNX2_TDMA_CONFIG_LINE_SZ_512			 (8L<<8)
4733 #define BNX2_TDMA_CONFIG_ALIGN_ENA			 (1L<<15)
4734 #define BNX2_TDMA_CONFIG_CHK_L2_BD			 (1L<<16)
4735 #define BNX2_TDMA_CONFIG_CMPL_ENTRY			 (1L<<17)
4736 #define BNX2_TDMA_CONFIG_OFIFO_CMP			 (1L<<19)
4737 #define BNX2_TDMA_CONFIG_OFIFO_CMP_3			 (0L<<19)
4738 #define BNX2_TDMA_CONFIG_OFIFO_CMP_2			 (1L<<19)
4739 #define BNX2_TDMA_CONFIG_FIFO_CMP			 (0xfL<<20)
4740 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_XI			 (0x7L<<20)
4741 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_0_XI		 (0L<<20)
4742 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_4_XI		 (1L<<20)
4743 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_8_XI		 (2L<<20)
4744 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_16_XI		 (3L<<20)
4745 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_32_XI		 (4L<<20)
4746 #define BNX2_TDMA_CONFIG_IFIFO_DEPTH_64_XI		 (5L<<20)
4747 #define BNX2_TDMA_CONFIG_FIFO_CMP_EN_XI			 (1L<<23)
4748 #define BNX2_TDMA_CONFIG_BYTES_OST_XI			 (0x7L<<24)
4749 #define BNX2_TDMA_CONFIG_BYTES_OST_512_XI		 (0L<<24)
4750 #define BNX2_TDMA_CONFIG_BYTES_OST_1024_XI		 (1L<<24)
4751 #define BNX2_TDMA_CONFIG_BYTES_OST_2048_XI		 (2L<<24)
4752 #define BNX2_TDMA_CONFIG_BYTES_OST_4096_XI		 (3L<<24)
4753 #define BNX2_TDMA_CONFIG_BYTES_OST_8192_XI		 (4L<<24)
4754 #define BNX2_TDMA_CONFIG_BYTES_OST_16384_XI		 (5L<<24)
4755 #define BNX2_TDMA_CONFIG_HC_BYPASS_XI			 (1L<<27)
4756 #define BNX2_TDMA_CONFIG_LCL_MRRS_XI			 (0x7L<<28)
4757 #define BNX2_TDMA_CONFIG_LCL_MRRS_128_XI		 (0L<<28)
4758 #define BNX2_TDMA_CONFIG_LCL_MRRS_256_XI		 (1L<<28)
4759 #define BNX2_TDMA_CONFIG_LCL_MRRS_512_XI		 (2L<<28)
4760 #define BNX2_TDMA_CONFIG_LCL_MRRS_1024_XI		 (3L<<28)
4761 #define BNX2_TDMA_CONFIG_LCL_MRRS_2048_XI		 (4L<<28)
4762 #define BNX2_TDMA_CONFIG_LCL_MRRS_4096_XI		 (5L<<28)
4763 #define BNX2_TDMA_CONFIG_LCL_MRRS_EN_XI			 (1L<<31)
4764 
4765 #define BNX2_TDMA_PAYLOAD_PROD				0x00005c0c
4766 #define BNX2_TDMA_PAYLOAD_PROD_VALUE			 (0x1fffL<<3)
4767 
4768 #define BNX2_TDMA_DBG_WATCHDOG				0x00005c10
4769 #define BNX2_TDMA_DBG_TRIGGER				0x00005c14
4770 #define BNX2_TDMA_DMAD_FSM				0x00005c80
4771 #define BNX2_TDMA_DMAD_FSM_BD_INVLD			 (1L<<0)
4772 #define BNX2_TDMA_DMAD_FSM_PUSH				 (0xfL<<4)
4773 #define BNX2_TDMA_DMAD_FSM_ARB_TBDC			 (0x3L<<8)
4774 #define BNX2_TDMA_DMAD_FSM_ARB_CTX			 (1L<<12)
4775 #define BNX2_TDMA_DMAD_FSM_DR_INTF			 (1L<<16)
4776 #define BNX2_TDMA_DMAD_FSM_DMAD				 (0x7L<<20)
4777 #define BNX2_TDMA_DMAD_FSM_BD				 (0xfL<<24)
4778 
4779 #define BNX2_TDMA_DMAD_STATUS				0x00005c84
4780 #define BNX2_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY		 (0x3L<<0)
4781 #define BNX2_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY		 (0x3L<<4)
4782 #define BNX2_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY		 (0x3L<<8)
4783 #define BNX2_TDMA_DMAD_STATUS_IFTQ_ENUM			 (0xfL<<12)
4784 
4785 #define BNX2_TDMA_DR_INTF_FSM				0x00005c88
4786 #define BNX2_TDMA_DR_INTF_FSM_L2_COMP			 (0x3L<<0)
4787 #define BNX2_TDMA_DR_INTF_FSM_TPATQ			 (0x7L<<4)
4788 #define BNX2_TDMA_DR_INTF_FSM_TPBUF			 (0x3L<<8)
4789 #define BNX2_TDMA_DR_INTF_FSM_DR_BUF			 (0x7L<<12)
4790 #define BNX2_TDMA_DR_INTF_FSM_DMAD			 (0x7L<<16)
4791 
4792 #define BNX2_TDMA_DR_INTF_STATUS			0x00005c8c
4793 #define BNX2_TDMA_DR_INTF_STATUS_HOLE_PHASE		 (0x7L<<0)
4794 #define BNX2_TDMA_DR_INTF_STATUS_DATA_AVAIL		 (0x3L<<4)
4795 #define BNX2_TDMA_DR_INTF_STATUS_SHIFT_ADDR		 (0x7L<<8)
4796 #define BNX2_TDMA_DR_INTF_STATUS_NXT_PNTR		 (0xfL<<12)
4797 #define BNX2_TDMA_DR_INTF_STATUS_BYTE_COUNT		 (0x7L<<16)
4798 
4799 #define BNX2_TDMA_PUSH_FSM				0x00005c90
4800 #define BNX2_TDMA_BD_IF_DEBUG				0x00005c94
4801 #define BNX2_TDMA_DMAD_IF_DEBUG				0x00005c98
4802 #define BNX2_TDMA_CTX_IF_DEBUG				0x00005c9c
4803 #define BNX2_TDMA_TPBUF_IF_DEBUG			0x00005ca0
4804 #define BNX2_TDMA_DR_IF_DEBUG				0x00005ca4
4805 #define BNX2_TDMA_TPATQ_IF_DEBUG			0x00005ca8
4806 #define BNX2_TDMA_TDMA_ILOCK_CKSUM			0x00005cac
4807 #define BNX2_TDMA_TDMA_ILOCK_CKSUM_CALCULATED		 (0xffffL<<0)
4808 #define BNX2_TDMA_TDMA_ILOCK_CKSUM_EXPECTED		 (0xffffL<<16)
4809 
4810 #define BNX2_TDMA_TDMA_PCIE_CKSUM			0x00005cb0
4811 #define BNX2_TDMA_TDMA_PCIE_CKSUM_CALCULATED		 (0xffffL<<0)
4812 #define BNX2_TDMA_TDMA_PCIE_CKSUM_EXPECTED		 (0xffffL<<16)
4813 
4814 #define BNX2_TDMA_TDMAQ					0x00005fc0
4815 #define BNX2_TDMA_FTQ_CMD				0x00005ff8
4816 #define BNX2_TDMA_FTQ_CMD_OFFSET			 (0x3ffL<<0)
4817 #define BNX2_TDMA_FTQ_CMD_WR_TOP			 (1L<<10)
4818 #define BNX2_TDMA_FTQ_CMD_WR_TOP_0			 (0L<<10)
4819 #define BNX2_TDMA_FTQ_CMD_WR_TOP_1			 (1L<<10)
4820 #define BNX2_TDMA_FTQ_CMD_SFT_RESET			 (1L<<25)
4821 #define BNX2_TDMA_FTQ_CMD_RD_DATA			 (1L<<26)
4822 #define BNX2_TDMA_FTQ_CMD_ADD_INTERVEN			 (1L<<27)
4823 #define BNX2_TDMA_FTQ_CMD_ADD_DATA			 (1L<<28)
4824 #define BNX2_TDMA_FTQ_CMD_INTERVENE_CLR			 (1L<<29)
4825 #define BNX2_TDMA_FTQ_CMD_POP				 (1L<<30)
4826 #define BNX2_TDMA_FTQ_CMD_BUSY				 (1L<<31)
4827 
4828 #define BNX2_TDMA_FTQ_CTL				0x00005ffc
4829 #define BNX2_TDMA_FTQ_CTL_INTERVENE			 (1L<<0)
4830 #define BNX2_TDMA_FTQ_CTL_OVERFLOW			 (1L<<1)
4831 #define BNX2_TDMA_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
4832 #define BNX2_TDMA_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
4833 #define BNX2_TDMA_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
4834 
4835 
4836 
4837 /*
4838  *  hc_reg definition
4839  *  offset: 0x6800
4840  */
4841 #define BNX2_HC_COMMAND					0x00006800
4842 #define BNX2_HC_COMMAND_ENABLE				 (1L<<0)
4843 #define BNX2_HC_COMMAND_SKIP_ABORT			 (1L<<4)
4844 #define BNX2_HC_COMMAND_COAL_NOW			 (1L<<16)
4845 #define BNX2_HC_COMMAND_COAL_NOW_WO_INT			 (1L<<17)
4846 #define BNX2_HC_COMMAND_STATS_NOW			 (1L<<18)
4847 #define BNX2_HC_COMMAND_FORCE_INT			 (0x3L<<19)
4848 #define BNX2_HC_COMMAND_FORCE_INT_NULL			 (0L<<19)
4849 #define BNX2_HC_COMMAND_FORCE_INT_HIGH			 (1L<<19)
4850 #define BNX2_HC_COMMAND_FORCE_INT_LOW			 (2L<<19)
4851 #define BNX2_HC_COMMAND_FORCE_INT_FREE			 (3L<<19)
4852 #define BNX2_HC_COMMAND_CLR_STAT_NOW			 (1L<<21)
4853 #define BNX2_HC_COMMAND_MAIN_PWR_INT			 (1L<<22)
4854 #define BNX2_HC_COMMAND_COAL_ON_NEXT_EVENT		 (1L<<27)
4855 
4856 #define BNX2_HC_STATUS					0x00006804
4857 #define BNX2_HC_STATUS_MASTER_ABORT			 (1L<<0)
4858 #define BNX2_HC_STATUS_PARITY_ERROR_STATE		 (1L<<1)
4859 #define BNX2_HC_STATUS_PCI_CLK_CNT_STAT			 (1L<<16)
4860 #define BNX2_HC_STATUS_CORE_CLK_CNT_STAT		 (1L<<17)
4861 #define BNX2_HC_STATUS_NUM_STATUS_BLOCKS_STAT		 (1L<<18)
4862 #define BNX2_HC_STATUS_NUM_INT_GEN_STAT			 (1L<<19)
4863 #define BNX2_HC_STATUS_NUM_INT_MBOX_WR_STAT		 (1L<<20)
4864 #define BNX2_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT	 (1L<<23)
4865 #define BNX2_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT	 (1L<<24)
4866 #define BNX2_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT	 (1L<<25)
4867 
4868 #define BNX2_HC_CONFIG					0x00006808
4869 #define BNX2_HC_CONFIG_COLLECT_STATS			 (1L<<0)
4870 #define BNX2_HC_CONFIG_RX_TMR_MODE			 (1L<<1)
4871 #define BNX2_HC_CONFIG_TX_TMR_MODE			 (1L<<2)
4872 #define BNX2_HC_CONFIG_COM_TMR_MODE			 (1L<<3)
4873 #define BNX2_HC_CONFIG_CMD_TMR_MODE			 (1L<<4)
4874 #define BNX2_HC_CONFIG_STATISTIC_PRIORITY		 (1L<<5)
4875 #define BNX2_HC_CONFIG_STATUS_PRIORITY			 (1L<<6)
4876 #define BNX2_HC_CONFIG_STAT_MEM_ADDR			 (0xffL<<8)
4877 #define BNX2_HC_CONFIG_PER_MODE				 (1L<<16)
4878 #define BNX2_HC_CONFIG_ONE_SHOT				 (1L<<17)
4879 #define BNX2_HC_CONFIG_USE_INT_PARAM			 (1L<<18)
4880 #define BNX2_HC_CONFIG_SET_MASK_AT_RD			 (1L<<19)
4881 #define BNX2_HC_CONFIG_PER_COLLECT_LIMIT		 (0xfL<<20)
4882 #define BNX2_HC_CONFIG_SB_ADDR_INC			 (0x7L<<24)
4883 #define BNX2_HC_CONFIG_SB_ADDR_INC_64B			 (0L<<24)
4884 #define BNX2_HC_CONFIG_SB_ADDR_INC_128B			 (1L<<24)
4885 #define BNX2_HC_CONFIG_SB_ADDR_INC_256B			 (2L<<24)
4886 #define BNX2_HC_CONFIG_SB_ADDR_INC_512B			 (3L<<24)
4887 #define BNX2_HC_CONFIG_SB_ADDR_INC_1024B		 (4L<<24)
4888 #define BNX2_HC_CONFIG_SB_ADDR_INC_2048B		 (5L<<24)
4889 #define BNX2_HC_CONFIG_SB_ADDR_INC_4096B		 (6L<<24)
4890 #define BNX2_HC_CONFIG_SB_ADDR_INC_8192B		 (7L<<24)
4891 #define BNX2_HC_CONFIG_GEN_STAT_AVG_INTR		 (1L<<29)
4892 #define BNX2_HC_CONFIG_UNMASK_ALL			 (1L<<30)
4893 #define BNX2_HC_CONFIG_TX_SEL				 (1L<<31)
4894 
4895 #define BNX2_HC_ATTN_BITS_ENABLE			0x0000680c
4896 #define BNX2_HC_STATUS_ADDR_L				0x00006810
4897 #define BNX2_HC_STATUS_ADDR_H				0x00006814
4898 #define BNX2_HC_STATISTICS_ADDR_L			0x00006818
4899 #define BNX2_HC_STATISTICS_ADDR_H			0x0000681c
4900 #define BNX2_HC_TX_QUICK_CONS_TRIP			0x00006820
4901 #define BNX2_HC_TX_QUICK_CONS_TRIP_VALUE		 (0xffL<<0)
4902 #define BNX2_HC_TX_QUICK_CONS_TRIP_INT			 (0xffL<<16)
4903 
4904 #define BNX2_HC_COMP_PROD_TRIP				0x00006824
4905 #define BNX2_HC_COMP_PROD_TRIP_VALUE			 (0xffL<<0)
4906 #define BNX2_HC_COMP_PROD_TRIP_INT			 (0xffL<<16)
4907 
4908 #define BNX2_HC_RX_QUICK_CONS_TRIP			0x00006828
4909 #define BNX2_HC_RX_QUICK_CONS_TRIP_VALUE		 (0xffL<<0)
4910 #define BNX2_HC_RX_QUICK_CONS_TRIP_INT			 (0xffL<<16)
4911 
4912 #define BNX2_HC_RX_TICKS				0x0000682c
4913 #define BNX2_HC_RX_TICKS_VALUE				 (0x3ffL<<0)
4914 #define BNX2_HC_RX_TICKS_INT				 (0x3ffL<<16)
4915 
4916 #define BNX2_HC_TX_TICKS				0x00006830
4917 #define BNX2_HC_TX_TICKS_VALUE				 (0x3ffL<<0)
4918 #define BNX2_HC_TX_TICKS_INT				 (0x3ffL<<16)
4919 
4920 #define BNX2_HC_COM_TICKS				0x00006834
4921 #define BNX2_HC_COM_TICKS_VALUE				 (0x3ffL<<0)
4922 #define BNX2_HC_COM_TICKS_INT				 (0x3ffL<<16)
4923 
4924 #define BNX2_HC_CMD_TICKS				0x00006838
4925 #define BNX2_HC_CMD_TICKS_VALUE				 (0x3ffL<<0)
4926 #define BNX2_HC_CMD_TICKS_INT				 (0x3ffL<<16)
4927 
4928 #define BNX2_HC_PERIODIC_TICKS				0x0000683c
4929 #define BNX2_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS	 (0xffffL<<0)
4930 #define BNX2_HC_PERIODIC_TICKS_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
4931 
4932 #define BNX2_HC_STAT_COLLECT_TICKS			0x00006840
4933 #define BNX2_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS	 (0xffL<<4)
4934 
4935 #define BNX2_HC_STATS_TICKS				0x00006844
4936 #define BNX2_HC_STATS_TICKS_HC_STAT_TICKS		 (0xffffL<<8)
4937 
4938 #define BNX2_HC_STATS_INTERRUPT_STATUS			0x00006848
4939 #define BNX2_HC_STATS_INTERRUPT_STATUS_SB_STATUS	 (0x1ffL<<0)
4940 #define BNX2_HC_STATS_INTERRUPT_STATUS_INT_STATUS	 (0x1ffL<<16)
4941 
4942 #define BNX2_HC_STAT_MEM_DATA				0x0000684c
4943 #define BNX2_HC_STAT_GEN_SEL_0				0x00006850
4944 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0		 (0x7fL<<0)
4945 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0	 (0L<<0)
4946 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1	 (1L<<0)
4947 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2	 (2L<<0)
4948 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3	 (3L<<0)
4949 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4	 (4L<<0)
4950 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5	 (5L<<0)
4951 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6	 (6L<<0)
4952 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7	 (7L<<0)
4953 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8	 (8L<<0)
4954 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9	 (9L<<0)
4955 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10	 (10L<<0)
4956 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11	 (11L<<0)
4957 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0	 (12L<<0)
4958 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1	 (13L<<0)
4959 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2	 (14L<<0)
4960 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3	 (15L<<0)
4961 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4	 (16L<<0)
4962 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5	 (17L<<0)
4963 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6	 (18L<<0)
4964 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7	 (19L<<0)
4965 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0	 (20L<<0)
4966 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1	 (21L<<0)
4967 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2	 (22L<<0)
4968 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3	 (23L<<0)
4969 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4	 (24L<<0)
4970 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5	 (25L<<0)
4971 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6	 (26L<<0)
4972 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7	 (27L<<0)
4973 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8	 (28L<<0)
4974 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9	 (29L<<0)
4975 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10	 (30L<<0)
4976 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11	 (31L<<0)
4977 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0	 (32L<<0)
4978 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1	 (33L<<0)
4979 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2	 (34L<<0)
4980 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3	 (35L<<0)
4981 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0	 (36L<<0)
4982 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1	 (37L<<0)
4983 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2	 (38L<<0)
4984 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3	 (39L<<0)
4985 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4	 (40L<<0)
4986 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5	 (41L<<0)
4987 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6	 (42L<<0)
4988 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7	 (43L<<0)
4989 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0	 (44L<<0)
4990 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1	 (45L<<0)
4991 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2	 (46L<<0)
4992 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3	 (47L<<0)
4993 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4	 (48L<<0)
4994 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5	 (49L<<0)
4995 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6	 (50L<<0)
4996 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7	 (51L<<0)
4997 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT	 (52L<<0)
4998 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT	 (53L<<0)
4999 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS	 (54L<<0)
5000 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN	 (55L<<0)
5001 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR	 (56L<<0)
5002 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK	 (59L<<0)
5003 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK	 (60L<<0)
5004 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK	 (61L<<0)
5005 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT	 (62L<<0)
5006 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT	 (63L<<0)
5007 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT	 (64L<<0)
5008 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT	 (65L<<0)
5009 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT	 (66L<<0)
5010 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT	 (67L<<0)
5011 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT	 (68L<<0)
5012 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT	 (69L<<0)
5013 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT	 (70L<<0)
5014 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT	 (71L<<0)
5015 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT	 (72L<<0)
5016 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT	 (73L<<0)
5017 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT	 (74L<<0)
5018 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT	 (75L<<0)
5019 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT	 (76L<<0)
5020 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT	 (77L<<0)
5021 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT	 (78L<<0)
5022 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT	 (79L<<0)
5023 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT	 (80L<<0)
5024 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT	 (81L<<0)
5025 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT	 (82L<<0)
5026 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT	 (83L<<0)
5027 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT	 (84L<<0)
5028 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT	 (85L<<0)
5029 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT	 (86L<<0)
5030 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT	 (87L<<0)
5031 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT	 (88L<<0)
5032 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT	 (89L<<0)
5033 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT	 (90L<<0)
5034 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT	 (91L<<0)
5035 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT	 (92L<<0)
5036 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT	 (93L<<0)
5037 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT	 (94L<<0)
5038 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64	 (95L<<0)
5039 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64	 (96L<<0)
5040 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS	 (97L<<0)
5041 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS	 (98L<<0)
5042 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT	 (99L<<0)
5043 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT	 (100L<<0)
5044 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT	 (101L<<0)
5045 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT	 (102L<<0)
5046 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT	 (103L<<0)
5047 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT	 (104L<<0)
5048 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT	 (105L<<0)
5049 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT	 (106L<<0)
5050 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT	 (107L<<0)
5051 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT	 (108L<<0)
5052 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT	 (109L<<0)
5053 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT	 (110L<<0)
5054 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT	 (111L<<0)
5055 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT	 (112L<<0)
5056 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT	 (113L<<0)
5057 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT	 (114L<<0)
5058 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0	 (115L<<0)
5059 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1	 (116L<<0)
5060 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2	 (117L<<0)
5061 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3	 (118L<<0)
5062 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4	 (119L<<0)
5063 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5	 (120L<<0)
5064 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS	 (121L<<0)
5065 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS	 (122L<<0)
5066 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT	 (127L<<0)
5067 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1		 (0x7fL<<8)
5068 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2		 (0x7fL<<16)
5069 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3		 (0x7fL<<24)
5070 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_XI		 (0xffL<<0)
5071 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UMP_RX_FRAME_DROP_XI	 (52L<<0)
5072 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S0_XI	 (57L<<0)
5073 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S1_XI	 (58L<<0)
5074 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S2_XI	 (85L<<0)
5075 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S3_XI	 (86L<<0)
5076 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S4_XI	 (87L<<0)
5077 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S5_XI	 (88L<<0)
5078 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S6_XI	 (89L<<0)
5079 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S7_XI	 (90L<<0)
5080 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S8_XI	 (91L<<0)
5081 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S9_XI	 (92L<<0)
5082 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S10_XI	 (93L<<0)
5083 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MQ_IDB_OFLOW_XI	 (94L<<0)
5084 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_RD_CNT_XI	 (123L<<0)
5085 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_WR_CNT_XI	 (124L<<0)
5086 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_HITS_XI	 (125L<<0)
5087 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_MISSES_XI	 (126L<<0)
5088 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC1_XI	 (128L<<0)
5089 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC1_XI	 (129L<<0)
5090 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC1_XI	 (130L<<0)
5091 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC1_XI	 (131L<<0)
5092 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC1_XI	 (132L<<0)
5093 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC1_XI	 (133L<<0)
5094 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC2_XI	 (134L<<0)
5095 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC2_XI	 (135L<<0)
5096 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC2_XI	 (136L<<0)
5097 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC2_XI	 (137L<<0)
5098 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC2_XI	 (138L<<0)
5099 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC2_XI	 (139L<<0)
5100 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC3_XI	 (140L<<0)
5101 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC3_XI	 (141L<<0)
5102 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC3_XI	 (142L<<0)
5103 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC3_XI	 (143L<<0)
5104 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC3_XI	 (144L<<0)
5105 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC3_XI	 (145L<<0)
5106 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC4_XI	 (146L<<0)
5107 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC4_XI	 (147L<<0)
5108 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC4_XI	 (148L<<0)
5109 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC4_XI	 (149L<<0)
5110 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC4_XI	 (150L<<0)
5111 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC4_XI	 (151L<<0)
5112 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC5_XI	 (152L<<0)
5113 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC5_XI	 (153L<<0)
5114 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC5_XI	 (154L<<0)
5115 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC5_XI	 (155L<<0)
5116 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC5_XI	 (156L<<0)
5117 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC5_XI	 (157L<<0)
5118 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC6_XI	 (158L<<0)
5119 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC6_XI	 (159L<<0)
5120 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC6_XI	 (160L<<0)
5121 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC6_XI	 (161L<<0)
5122 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC6_XI	 (162L<<0)
5123 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC6_XI	 (163L<<0)
5124 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC7_XI	 (164L<<0)
5125 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC7_XI	 (165L<<0)
5126 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC7_XI	 (166L<<0)
5127 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC7_XI	 (167L<<0)
5128 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC7_XI	 (168L<<0)
5129 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC7_XI	 (169L<<0)
5130 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC8_XI	 (170L<<0)
5131 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC8_XI	 (171L<<0)
5132 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC8_XI	 (172L<<0)
5133 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC8_XI	 (173L<<0)
5134 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC8_XI	 (174L<<0)
5135 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC8_XI	 (175L<<0)
5136 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_CMD_CNT_XI	 (176L<<0)
5137 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_SLOT_CNT_XI	 (177L<<0)
5138 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCSQ_VALID_CNT_XI	 (178L<<0)
5139 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1_XI		 (0xffL<<8)
5140 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2_XI		 (0xffL<<16)
5141 #define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3_XI		 (0xffL<<24)
5142 
5143 #define BNX2_HC_STAT_GEN_SEL_1				0x00006854
5144 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4		 (0x7fL<<0)
5145 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5		 (0x7fL<<8)
5146 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6		 (0x7fL<<16)
5147 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7		 (0x7fL<<24)
5148 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4_XI		 (0xffL<<0)
5149 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5_XI		 (0xffL<<8)
5150 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6_XI		 (0xffL<<16)
5151 #define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7_XI		 (0xffL<<24)
5152 
5153 #define BNX2_HC_STAT_GEN_SEL_2				0x00006858
5154 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8		 (0x7fL<<0)
5155 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9		 (0x7fL<<8)
5156 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10		 (0x7fL<<16)
5157 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11		 (0x7fL<<24)
5158 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8_XI		 (0xffL<<0)
5159 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9_XI		 (0xffL<<8)
5160 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10_XI		 (0xffL<<16)
5161 #define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11_XI		 (0xffL<<24)
5162 
5163 #define BNX2_HC_STAT_GEN_SEL_3				0x0000685c
5164 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12		 (0x7fL<<0)
5165 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13		 (0x7fL<<8)
5166 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14		 (0x7fL<<16)
5167 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15		 (0x7fL<<24)
5168 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12_XI		 (0xffL<<0)
5169 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13_XI		 (0xffL<<8)
5170 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14_XI		 (0xffL<<16)
5171 #define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15_XI		 (0xffL<<24)
5172 
5173 #define BNX2_HC_STAT_GEN_STAT0				0x00006888
5174 #define BNX2_HC_STAT_GEN_STAT1				0x0000688c
5175 #define BNX2_HC_STAT_GEN_STAT2				0x00006890
5176 #define BNX2_HC_STAT_GEN_STAT3				0x00006894
5177 #define BNX2_HC_STAT_GEN_STAT4				0x00006898
5178 #define BNX2_HC_STAT_GEN_STAT5				0x0000689c
5179 #define BNX2_HC_STAT_GEN_STAT6				0x000068a0
5180 #define BNX2_HC_STAT_GEN_STAT7				0x000068a4
5181 #define BNX2_HC_STAT_GEN_STAT8				0x000068a8
5182 #define BNX2_HC_STAT_GEN_STAT9				0x000068ac
5183 #define BNX2_HC_STAT_GEN_STAT10				0x000068b0
5184 #define BNX2_HC_STAT_GEN_STAT11				0x000068b4
5185 #define BNX2_HC_STAT_GEN_STAT12				0x000068b8
5186 #define BNX2_HC_STAT_GEN_STAT13				0x000068bc
5187 #define BNX2_HC_STAT_GEN_STAT14				0x000068c0
5188 #define BNX2_HC_STAT_GEN_STAT15				0x000068c4
5189 #define BNX2_HC_STAT_GEN_STAT_AC0			0x000068c8
5190 #define BNX2_HC_STAT_GEN_STAT_AC1			0x000068cc
5191 #define BNX2_HC_STAT_GEN_STAT_AC2			0x000068d0
5192 #define BNX2_HC_STAT_GEN_STAT_AC3			0x000068d4
5193 #define BNX2_HC_STAT_GEN_STAT_AC4			0x000068d8
5194 #define BNX2_HC_STAT_GEN_STAT_AC5			0x000068dc
5195 #define BNX2_HC_STAT_GEN_STAT_AC6			0x000068e0
5196 #define BNX2_HC_STAT_GEN_STAT_AC7			0x000068e4
5197 #define BNX2_HC_STAT_GEN_STAT_AC8			0x000068e8
5198 #define BNX2_HC_STAT_GEN_STAT_AC9			0x000068ec
5199 #define BNX2_HC_STAT_GEN_STAT_AC10			0x000068f0
5200 #define BNX2_HC_STAT_GEN_STAT_AC11			0x000068f4
5201 #define BNX2_HC_STAT_GEN_STAT_AC12			0x000068f8
5202 #define BNX2_HC_STAT_GEN_STAT_AC13			0x000068fc
5203 #define BNX2_HC_STAT_GEN_STAT_AC14			0x00006900
5204 #define BNX2_HC_STAT_GEN_STAT_AC15			0x00006904
5205 #define BNX2_HC_STAT_GEN_STAT_AC			0x000068c8
5206 #define BNX2_HC_VIS					0x00006908
5207 #define BNX2_HC_VIS_STAT_BUILD_STATE			 (0xfL<<0)
5208 #define BNX2_HC_VIS_STAT_BUILD_STATE_IDLE		 (0L<<0)
5209 #define BNX2_HC_VIS_STAT_BUILD_STATE_START		 (1L<<0)
5210 #define BNX2_HC_VIS_STAT_BUILD_STATE_REQUEST		 (2L<<0)
5211 #define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE64		 (3L<<0)
5212 #define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE32		 (4L<<0)
5213 #define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE	 (5L<<0)
5214 #define BNX2_HC_VIS_STAT_BUILD_STATE_DMA		 (6L<<0)
5215 #define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL	 (7L<<0)
5216 #define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_LOW		 (8L<<0)
5217 #define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_HIGH		 (9L<<0)
5218 #define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_DATA		 (10L<<0)
5219 #define BNX2_HC_VIS_DMA_STAT_STATE			 (0xfL<<8)
5220 #define BNX2_HC_VIS_DMA_STAT_STATE_IDLE			 (0L<<8)
5221 #define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_PARAM		 (1L<<8)
5222 #define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_DMA		 (2L<<8)
5223 #define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP		 (3L<<8)
5224 #define BNX2_HC_VIS_DMA_STAT_STATE_COMP			 (4L<<8)
5225 #define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM	 (5L<<8)
5226 #define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA	 (6L<<8)
5227 #define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1		 (7L<<8)
5228 #define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2		 (8L<<8)
5229 #define BNX2_HC_VIS_DMA_STAT_STATE_WAIT			 (9L<<8)
5230 #define BNX2_HC_VIS_DMA_STAT_STATE_ABORT		 (15L<<8)
5231 #define BNX2_HC_VIS_DMA_MSI_STATE			 (0x7L<<12)
5232 #define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE		 (0x3L<<15)
5233 #define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE		 (0L<<15)
5234 #define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT	 (1L<<15)
5235 #define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_START	 (2L<<15)
5236 
5237 #define BNX2_HC_VIS_1					0x0000690c
5238 #define BNX2_HC_VIS_1_HW_INTACK_STATE			 (1L<<4)
5239 #define BNX2_HC_VIS_1_HW_INTACK_STATE_IDLE		 (0L<<4)
5240 #define BNX2_HC_VIS_1_HW_INTACK_STATE_COUNT		 (1L<<4)
5241 #define BNX2_HC_VIS_1_SW_INTACK_STATE			 (1L<<5)
5242 #define BNX2_HC_VIS_1_SW_INTACK_STATE_IDLE		 (0L<<5)
5243 #define BNX2_HC_VIS_1_SW_INTACK_STATE_COUNT		 (1L<<5)
5244 #define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE		 (1L<<6)
5245 #define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE	 (0L<<6)
5246 #define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT	 (1L<<6)
5247 #define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE		 (1L<<7)
5248 #define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE		 (0L<<7)
5249 #define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT		 (1L<<7)
5250 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE			 (0xfL<<17)
5251 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_IDLE		 (0L<<17)
5252 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_DMA		 (1L<<17)
5253 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE		 (2L<<17)
5254 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN		 (3L<<17)
5255 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_WAIT		 (4L<<17)
5256 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE	 (5L<<17)
5257 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN	 (6L<<17)
5258 #define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT		 (7L<<17)
5259 #define BNX2_HC_VIS_1_RAM_WR_ARB_STATE			 (0x3L<<21)
5260 #define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL		 (0L<<21)
5261 #define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR		 (1L<<21)
5262 #define BNX2_HC_VIS_1_INT_GEN_STATE			 (1L<<23)
5263 #define BNX2_HC_VIS_1_INT_GEN_STATE_DLE			 (0L<<23)
5264 #define BNX2_HC_VIS_1_INT_GEN_STATE_NTERRUPT		 (1L<<23)
5265 #define BNX2_HC_VIS_1_STAT_CHAN_ID			 (0x7L<<24)
5266 #define BNX2_HC_VIS_1_INT_B				 (1L<<27)
5267 
5268 #define BNX2_HC_DEBUG_VECT_PEEK				0x00006910
5269 #define BNX2_HC_DEBUG_VECT_PEEK_1_VALUE			 (0x7ffL<<0)
5270 #define BNX2_HC_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
5271 #define BNX2_HC_DEBUG_VECT_PEEK_1_SEL			 (0xfL<<12)
5272 #define BNX2_HC_DEBUG_VECT_PEEK_2_VALUE			 (0x7ffL<<16)
5273 #define BNX2_HC_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
5274 #define BNX2_HC_DEBUG_VECT_PEEK_2_SEL			 (0xfL<<28)
5275 
5276 #define BNX2_HC_COALESCE_NOW				0x00006914
5277 #define BNX2_HC_COALESCE_NOW_COAL_NOW			 (0x1ffL<<1)
5278 #define BNX2_HC_COALESCE_NOW_COAL_NOW_WO_INT		 (0x1ffL<<11)
5279 #define BNX2_HC_COALESCE_NOW_COAL_ON_NXT_EVENT		 (0x1ffL<<21)
5280 
5281 #define BNX2_HC_MSIX_BIT_VECTOR				0x00006918
5282 #define BNX2_HC_MSIX_BIT_VECTOR_VAL			 (0x1ffL<<0)
5283 
5284 #define BNX2_HC_SB_CONFIG_1				0x00006a00
5285 #define BNX2_HC_SB_CONFIG_1_RX_TMR_MODE			 (1L<<1)
5286 #define BNX2_HC_SB_CONFIG_1_TX_TMR_MODE			 (1L<<2)
5287 #define BNX2_HC_SB_CONFIG_1_COM_TMR_MODE		 (1L<<3)
5288 #define BNX2_HC_SB_CONFIG_1_CMD_TMR_MODE		 (1L<<4)
5289 #define BNX2_HC_SB_CONFIG_1_PER_MODE			 (1L<<16)
5290 #define BNX2_HC_SB_CONFIG_1_ONE_SHOT			 (1L<<17)
5291 #define BNX2_HC_SB_CONFIG_1_USE_INT_PARAM		 (1L<<18)
5292 #define BNX2_HC_SB_CONFIG_1_PER_COLLECT_LIMIT		 (0xfL<<20)
5293 
5294 #define BNX2_HC_TX_QUICK_CONS_TRIP_1			0x00006a04
5295 #define BNX2_HC_TX_QUICK_CONS_TRIP_1_VALUE		 (0xffL<<0)
5296 #define BNX2_HC_TX_QUICK_CONS_TRIP_1_INT		 (0xffL<<16)
5297 
5298 #define BNX2_HC_COMP_PROD_TRIP_1			0x00006a08
5299 #define BNX2_HC_COMP_PROD_TRIP_1_VALUE			 (0xffL<<0)
5300 #define BNX2_HC_COMP_PROD_TRIP_1_INT			 (0xffL<<16)
5301 
5302 #define BNX2_HC_RX_QUICK_CONS_TRIP_1			0x00006a0c
5303 #define BNX2_HC_RX_QUICK_CONS_TRIP_1_VALUE		 (0xffL<<0)
5304 #define BNX2_HC_RX_QUICK_CONS_TRIP_1_INT		 (0xffL<<16)
5305 
5306 #define BNX2_HC_RX_TICKS_1				0x00006a10
5307 #define BNX2_HC_RX_TICKS_1_VALUE			 (0x3ffL<<0)
5308 #define BNX2_HC_RX_TICKS_1_INT				 (0x3ffL<<16)
5309 
5310 #define BNX2_HC_TX_TICKS_1				0x00006a14
5311 #define BNX2_HC_TX_TICKS_1_VALUE			 (0x3ffL<<0)
5312 #define BNX2_HC_TX_TICKS_1_INT				 (0x3ffL<<16)
5313 
5314 #define BNX2_HC_COM_TICKS_1				0x00006a18
5315 #define BNX2_HC_COM_TICKS_1_VALUE			 (0x3ffL<<0)
5316 #define BNX2_HC_COM_TICKS_1_INT				 (0x3ffL<<16)
5317 
5318 #define BNX2_HC_CMD_TICKS_1				0x00006a1c
5319 #define BNX2_HC_CMD_TICKS_1_VALUE			 (0x3ffL<<0)
5320 #define BNX2_HC_CMD_TICKS_1_INT				 (0x3ffL<<16)
5321 
5322 #define BNX2_HC_PERIODIC_TICKS_1			0x00006a20
5323 #define BNX2_HC_PERIODIC_TICKS_1_HC_PERIODIC_TICKS	 (0xffffL<<0)
5324 #define BNX2_HC_PERIODIC_TICKS_1_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5325 
5326 #define BNX2_HC_SB_CONFIG_2				0x00006a24
5327 #define BNX2_HC_SB_CONFIG_2_RX_TMR_MODE			 (1L<<1)
5328 #define BNX2_HC_SB_CONFIG_2_TX_TMR_MODE			 (1L<<2)
5329 #define BNX2_HC_SB_CONFIG_2_COM_TMR_MODE		 (1L<<3)
5330 #define BNX2_HC_SB_CONFIG_2_CMD_TMR_MODE		 (1L<<4)
5331 #define BNX2_HC_SB_CONFIG_2_PER_MODE			 (1L<<16)
5332 #define BNX2_HC_SB_CONFIG_2_ONE_SHOT			 (1L<<17)
5333 #define BNX2_HC_SB_CONFIG_2_USE_INT_PARAM		 (1L<<18)
5334 #define BNX2_HC_SB_CONFIG_2_PER_COLLECT_LIMIT		 (0xfL<<20)
5335 
5336 #define BNX2_HC_TX_QUICK_CONS_TRIP_2			0x00006a28
5337 #define BNX2_HC_TX_QUICK_CONS_TRIP_2_VALUE		 (0xffL<<0)
5338 #define BNX2_HC_TX_QUICK_CONS_TRIP_2_INT		 (0xffL<<16)
5339 
5340 #define BNX2_HC_COMP_PROD_TRIP_2			0x00006a2c
5341 #define BNX2_HC_COMP_PROD_TRIP_2_VALUE			 (0xffL<<0)
5342 #define BNX2_HC_COMP_PROD_TRIP_2_INT			 (0xffL<<16)
5343 
5344 #define BNX2_HC_RX_QUICK_CONS_TRIP_2			0x00006a30
5345 #define BNX2_HC_RX_QUICK_CONS_TRIP_2_VALUE		 (0xffL<<0)
5346 #define BNX2_HC_RX_QUICK_CONS_TRIP_2_INT		 (0xffL<<16)
5347 
5348 #define BNX2_HC_RX_TICKS_2				0x00006a34
5349 #define BNX2_HC_RX_TICKS_2_VALUE			 (0x3ffL<<0)
5350 #define BNX2_HC_RX_TICKS_2_INT				 (0x3ffL<<16)
5351 
5352 #define BNX2_HC_TX_TICKS_2				0x00006a38
5353 #define BNX2_HC_TX_TICKS_2_VALUE			 (0x3ffL<<0)
5354 #define BNX2_HC_TX_TICKS_2_INT				 (0x3ffL<<16)
5355 
5356 #define BNX2_HC_COM_TICKS_2				0x00006a3c
5357 #define BNX2_HC_COM_TICKS_2_VALUE			 (0x3ffL<<0)
5358 #define BNX2_HC_COM_TICKS_2_INT				 (0x3ffL<<16)
5359 
5360 #define BNX2_HC_CMD_TICKS_2				0x00006a40
5361 #define BNX2_HC_CMD_TICKS_2_VALUE			 (0x3ffL<<0)
5362 #define BNX2_HC_CMD_TICKS_2_INT				 (0x3ffL<<16)
5363 
5364 #define BNX2_HC_PERIODIC_TICKS_2			0x00006a44
5365 #define BNX2_HC_PERIODIC_TICKS_2_HC_PERIODIC_TICKS	 (0xffffL<<0)
5366 #define BNX2_HC_PERIODIC_TICKS_2_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5367 
5368 #define BNX2_HC_SB_CONFIG_3				0x00006a48
5369 #define BNX2_HC_SB_CONFIG_3_RX_TMR_MODE			 (1L<<1)
5370 #define BNX2_HC_SB_CONFIG_3_TX_TMR_MODE			 (1L<<2)
5371 #define BNX2_HC_SB_CONFIG_3_COM_TMR_MODE		 (1L<<3)
5372 #define BNX2_HC_SB_CONFIG_3_CMD_TMR_MODE		 (1L<<4)
5373 #define BNX2_HC_SB_CONFIG_3_PER_MODE			 (1L<<16)
5374 #define BNX2_HC_SB_CONFIG_3_ONE_SHOT			 (1L<<17)
5375 #define BNX2_HC_SB_CONFIG_3_USE_INT_PARAM		 (1L<<18)
5376 #define BNX2_HC_SB_CONFIG_3_PER_COLLECT_LIMIT		 (0xfL<<20)
5377 
5378 #define BNX2_HC_TX_QUICK_CONS_TRIP_3			0x00006a4c
5379 #define BNX2_HC_TX_QUICK_CONS_TRIP_3_VALUE		 (0xffL<<0)
5380 #define BNX2_HC_TX_QUICK_CONS_TRIP_3_INT		 (0xffL<<16)
5381 
5382 #define BNX2_HC_COMP_PROD_TRIP_3			0x00006a50
5383 #define BNX2_HC_COMP_PROD_TRIP_3_VALUE			 (0xffL<<0)
5384 #define BNX2_HC_COMP_PROD_TRIP_3_INT			 (0xffL<<16)
5385 
5386 #define BNX2_HC_RX_QUICK_CONS_TRIP_3			0x00006a54
5387 #define BNX2_HC_RX_QUICK_CONS_TRIP_3_VALUE		 (0xffL<<0)
5388 #define BNX2_HC_RX_QUICK_CONS_TRIP_3_INT		 (0xffL<<16)
5389 
5390 #define BNX2_HC_RX_TICKS_3				0x00006a58
5391 #define BNX2_HC_RX_TICKS_3_VALUE			 (0x3ffL<<0)
5392 #define BNX2_HC_RX_TICKS_3_INT				 (0x3ffL<<16)
5393 
5394 #define BNX2_HC_TX_TICKS_3				0x00006a5c
5395 #define BNX2_HC_TX_TICKS_3_VALUE			 (0x3ffL<<0)
5396 #define BNX2_HC_TX_TICKS_3_INT				 (0x3ffL<<16)
5397 
5398 #define BNX2_HC_COM_TICKS_3				0x00006a60
5399 #define BNX2_HC_COM_TICKS_3_VALUE			 (0x3ffL<<0)
5400 #define BNX2_HC_COM_TICKS_3_INT				 (0x3ffL<<16)
5401 
5402 #define BNX2_HC_CMD_TICKS_3				0x00006a64
5403 #define BNX2_HC_CMD_TICKS_3_VALUE			 (0x3ffL<<0)
5404 #define BNX2_HC_CMD_TICKS_3_INT				 (0x3ffL<<16)
5405 
5406 #define BNX2_HC_PERIODIC_TICKS_3			0x00006a68
5407 #define BNX2_HC_PERIODIC_TICKS_3_HC_PERIODIC_TICKS	 (0xffffL<<0)
5408 #define BNX2_HC_PERIODIC_TICKS_3_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5409 
5410 #define BNX2_HC_SB_CONFIG_4				0x00006a6c
5411 #define BNX2_HC_SB_CONFIG_4_RX_TMR_MODE			 (1L<<1)
5412 #define BNX2_HC_SB_CONFIG_4_TX_TMR_MODE			 (1L<<2)
5413 #define BNX2_HC_SB_CONFIG_4_COM_TMR_MODE		 (1L<<3)
5414 #define BNX2_HC_SB_CONFIG_4_CMD_TMR_MODE		 (1L<<4)
5415 #define BNX2_HC_SB_CONFIG_4_PER_MODE			 (1L<<16)
5416 #define BNX2_HC_SB_CONFIG_4_ONE_SHOT			 (1L<<17)
5417 #define BNX2_HC_SB_CONFIG_4_USE_INT_PARAM		 (1L<<18)
5418 #define BNX2_HC_SB_CONFIG_4_PER_COLLECT_LIMIT		 (0xfL<<20)
5419 
5420 #define BNX2_HC_TX_QUICK_CONS_TRIP_4			0x00006a70
5421 #define BNX2_HC_TX_QUICK_CONS_TRIP_4_VALUE		 (0xffL<<0)
5422 #define BNX2_HC_TX_QUICK_CONS_TRIP_4_INT		 (0xffL<<16)
5423 
5424 #define BNX2_HC_COMP_PROD_TRIP_4			0x00006a74
5425 #define BNX2_HC_COMP_PROD_TRIP_4_VALUE			 (0xffL<<0)
5426 #define BNX2_HC_COMP_PROD_TRIP_4_INT			 (0xffL<<16)
5427 
5428 #define BNX2_HC_RX_QUICK_CONS_TRIP_4			0x00006a78
5429 #define BNX2_HC_RX_QUICK_CONS_TRIP_4_VALUE		 (0xffL<<0)
5430 #define BNX2_HC_RX_QUICK_CONS_TRIP_4_INT		 (0xffL<<16)
5431 
5432 #define BNX2_HC_RX_TICKS_4				0x00006a7c
5433 #define BNX2_HC_RX_TICKS_4_VALUE			 (0x3ffL<<0)
5434 #define BNX2_HC_RX_TICKS_4_INT				 (0x3ffL<<16)
5435 
5436 #define BNX2_HC_TX_TICKS_4				0x00006a80
5437 #define BNX2_HC_TX_TICKS_4_VALUE			 (0x3ffL<<0)
5438 #define BNX2_HC_TX_TICKS_4_INT				 (0x3ffL<<16)
5439 
5440 #define BNX2_HC_COM_TICKS_4				0x00006a84
5441 #define BNX2_HC_COM_TICKS_4_VALUE			 (0x3ffL<<0)
5442 #define BNX2_HC_COM_TICKS_4_INT				 (0x3ffL<<16)
5443 
5444 #define BNX2_HC_CMD_TICKS_4				0x00006a88
5445 #define BNX2_HC_CMD_TICKS_4_VALUE			 (0x3ffL<<0)
5446 #define BNX2_HC_CMD_TICKS_4_INT				 (0x3ffL<<16)
5447 
5448 #define BNX2_HC_PERIODIC_TICKS_4			0x00006a8c
5449 #define BNX2_HC_PERIODIC_TICKS_4_HC_PERIODIC_TICKS	 (0xffffL<<0)
5450 #define BNX2_HC_PERIODIC_TICKS_4_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5451 
5452 #define BNX2_HC_SB_CONFIG_5				0x00006a90
5453 #define BNX2_HC_SB_CONFIG_5_RX_TMR_MODE			 (1L<<1)
5454 #define BNX2_HC_SB_CONFIG_5_TX_TMR_MODE			 (1L<<2)
5455 #define BNX2_HC_SB_CONFIG_5_COM_TMR_MODE		 (1L<<3)
5456 #define BNX2_HC_SB_CONFIG_5_CMD_TMR_MODE		 (1L<<4)
5457 #define BNX2_HC_SB_CONFIG_5_PER_MODE			 (1L<<16)
5458 #define BNX2_HC_SB_CONFIG_5_ONE_SHOT			 (1L<<17)
5459 #define BNX2_HC_SB_CONFIG_5_USE_INT_PARAM		 (1L<<18)
5460 #define BNX2_HC_SB_CONFIG_5_PER_COLLECT_LIMIT		 (0xfL<<20)
5461 
5462 #define BNX2_HC_TX_QUICK_CONS_TRIP_5			0x00006a94
5463 #define BNX2_HC_TX_QUICK_CONS_TRIP_5_VALUE		 (0xffL<<0)
5464 #define BNX2_HC_TX_QUICK_CONS_TRIP_5_INT		 (0xffL<<16)
5465 
5466 #define BNX2_HC_COMP_PROD_TRIP_5			0x00006a98
5467 #define BNX2_HC_COMP_PROD_TRIP_5_VALUE			 (0xffL<<0)
5468 #define BNX2_HC_COMP_PROD_TRIP_5_INT			 (0xffL<<16)
5469 
5470 #define BNX2_HC_RX_QUICK_CONS_TRIP_5			0x00006a9c
5471 #define BNX2_HC_RX_QUICK_CONS_TRIP_5_VALUE		 (0xffL<<0)
5472 #define BNX2_HC_RX_QUICK_CONS_TRIP_5_INT		 (0xffL<<16)
5473 
5474 #define BNX2_HC_RX_TICKS_5				0x00006aa0
5475 #define BNX2_HC_RX_TICKS_5_VALUE			 (0x3ffL<<0)
5476 #define BNX2_HC_RX_TICKS_5_INT				 (0x3ffL<<16)
5477 
5478 #define BNX2_HC_TX_TICKS_5				0x00006aa4
5479 #define BNX2_HC_TX_TICKS_5_VALUE			 (0x3ffL<<0)
5480 #define BNX2_HC_TX_TICKS_5_INT				 (0x3ffL<<16)
5481 
5482 #define BNX2_HC_COM_TICKS_5				0x00006aa8
5483 #define BNX2_HC_COM_TICKS_5_VALUE			 (0x3ffL<<0)
5484 #define BNX2_HC_COM_TICKS_5_INT				 (0x3ffL<<16)
5485 
5486 #define BNX2_HC_CMD_TICKS_5				0x00006aac
5487 #define BNX2_HC_CMD_TICKS_5_VALUE			 (0x3ffL<<0)
5488 #define BNX2_HC_CMD_TICKS_5_INT				 (0x3ffL<<16)
5489 
5490 #define BNX2_HC_PERIODIC_TICKS_5			0x00006ab0
5491 #define BNX2_HC_PERIODIC_TICKS_5_HC_PERIODIC_TICKS	 (0xffffL<<0)
5492 #define BNX2_HC_PERIODIC_TICKS_5_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5493 
5494 #define BNX2_HC_SB_CONFIG_6				0x00006ab4
5495 #define BNX2_HC_SB_CONFIG_6_RX_TMR_MODE			 (1L<<1)
5496 #define BNX2_HC_SB_CONFIG_6_TX_TMR_MODE			 (1L<<2)
5497 #define BNX2_HC_SB_CONFIG_6_COM_TMR_MODE		 (1L<<3)
5498 #define BNX2_HC_SB_CONFIG_6_CMD_TMR_MODE		 (1L<<4)
5499 #define BNX2_HC_SB_CONFIG_6_PER_MODE			 (1L<<16)
5500 #define BNX2_HC_SB_CONFIG_6_ONE_SHOT			 (1L<<17)
5501 #define BNX2_HC_SB_CONFIG_6_USE_INT_PARAM		 (1L<<18)
5502 #define BNX2_HC_SB_CONFIG_6_PER_COLLECT_LIMIT		 (0xfL<<20)
5503 
5504 #define BNX2_HC_TX_QUICK_CONS_TRIP_6			0x00006ab8
5505 #define BNX2_HC_TX_QUICK_CONS_TRIP_6_VALUE		 (0xffL<<0)
5506 #define BNX2_HC_TX_QUICK_CONS_TRIP_6_INT		 (0xffL<<16)
5507 
5508 #define BNX2_HC_COMP_PROD_TRIP_6			0x00006abc
5509 #define BNX2_HC_COMP_PROD_TRIP_6_VALUE			 (0xffL<<0)
5510 #define BNX2_HC_COMP_PROD_TRIP_6_INT			 (0xffL<<16)
5511 
5512 #define BNX2_HC_RX_QUICK_CONS_TRIP_6			0x00006ac0
5513 #define BNX2_HC_RX_QUICK_CONS_TRIP_6_VALUE		 (0xffL<<0)
5514 #define BNX2_HC_RX_QUICK_CONS_TRIP_6_INT		 (0xffL<<16)
5515 
5516 #define BNX2_HC_RX_TICKS_6				0x00006ac4
5517 #define BNX2_HC_RX_TICKS_6_VALUE			 (0x3ffL<<0)
5518 #define BNX2_HC_RX_TICKS_6_INT				 (0x3ffL<<16)
5519 
5520 #define BNX2_HC_TX_TICKS_6				0x00006ac8
5521 #define BNX2_HC_TX_TICKS_6_VALUE			 (0x3ffL<<0)
5522 #define BNX2_HC_TX_TICKS_6_INT				 (0x3ffL<<16)
5523 
5524 #define BNX2_HC_COM_TICKS_6				0x00006acc
5525 #define BNX2_HC_COM_TICKS_6_VALUE			 (0x3ffL<<0)
5526 #define BNX2_HC_COM_TICKS_6_INT				 (0x3ffL<<16)
5527 
5528 #define BNX2_HC_CMD_TICKS_6				0x00006ad0
5529 #define BNX2_HC_CMD_TICKS_6_VALUE			 (0x3ffL<<0)
5530 #define BNX2_HC_CMD_TICKS_6_INT				 (0x3ffL<<16)
5531 
5532 #define BNX2_HC_PERIODIC_TICKS_6			0x00006ad4
5533 #define BNX2_HC_PERIODIC_TICKS_6_HC_PERIODIC_TICKS	 (0xffffL<<0)
5534 #define BNX2_HC_PERIODIC_TICKS_6_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5535 
5536 #define BNX2_HC_SB_CONFIG_7				0x00006ad8
5537 #define BNX2_HC_SB_CONFIG_7_RX_TMR_MODE			 (1L<<1)
5538 #define BNX2_HC_SB_CONFIG_7_TX_TMR_MODE			 (1L<<2)
5539 #define BNX2_HC_SB_CONFIG_7_COM_TMR_MODE		 (1L<<3)
5540 #define BNX2_HC_SB_CONFIG_7_CMD_TMR_MODE		 (1L<<4)
5541 #define BNX2_HC_SB_CONFIG_7_PER_MODE			 (1L<<16)
5542 #define BNX2_HC_SB_CONFIG_7_ONE_SHOT			 (1L<<17)
5543 #define BNX2_HC_SB_CONFIG_7_USE_INT_PARAM		 (1L<<18)
5544 #define BNX2_HC_SB_CONFIG_7_PER_COLLECT_LIMIT		 (0xfL<<20)
5545 
5546 #define BNX2_HC_TX_QUICK_CONS_TRIP_7			0x00006adc
5547 #define BNX2_HC_TX_QUICK_CONS_TRIP_7_VALUE		 (0xffL<<0)
5548 #define BNX2_HC_TX_QUICK_CONS_TRIP_7_INT		 (0xffL<<16)
5549 
5550 #define BNX2_HC_COMP_PROD_TRIP_7			0x00006ae0
5551 #define BNX2_HC_COMP_PROD_TRIP_7_VALUE			 (0xffL<<0)
5552 #define BNX2_HC_COMP_PROD_TRIP_7_INT			 (0xffL<<16)
5553 
5554 #define BNX2_HC_RX_QUICK_CONS_TRIP_7			0x00006ae4
5555 #define BNX2_HC_RX_QUICK_CONS_TRIP_7_VALUE		 (0xffL<<0)
5556 #define BNX2_HC_RX_QUICK_CONS_TRIP_7_INT		 (0xffL<<16)
5557 
5558 #define BNX2_HC_RX_TICKS_7				0x00006ae8
5559 #define BNX2_HC_RX_TICKS_7_VALUE			 (0x3ffL<<0)
5560 #define BNX2_HC_RX_TICKS_7_INT				 (0x3ffL<<16)
5561 
5562 #define BNX2_HC_TX_TICKS_7				0x00006aec
5563 #define BNX2_HC_TX_TICKS_7_VALUE			 (0x3ffL<<0)
5564 #define BNX2_HC_TX_TICKS_7_INT				 (0x3ffL<<16)
5565 
5566 #define BNX2_HC_COM_TICKS_7				0x00006af0
5567 #define BNX2_HC_COM_TICKS_7_VALUE			 (0x3ffL<<0)
5568 #define BNX2_HC_COM_TICKS_7_INT				 (0x3ffL<<16)
5569 
5570 #define BNX2_HC_CMD_TICKS_7				0x00006af4
5571 #define BNX2_HC_CMD_TICKS_7_VALUE			 (0x3ffL<<0)
5572 #define BNX2_HC_CMD_TICKS_7_INT				 (0x3ffL<<16)
5573 
5574 #define BNX2_HC_PERIODIC_TICKS_7			0x00006af8
5575 #define BNX2_HC_PERIODIC_TICKS_7_HC_PERIODIC_TICKS	 (0xffffL<<0)
5576 #define BNX2_HC_PERIODIC_TICKS_7_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5577 
5578 #define BNX2_HC_SB_CONFIG_8				0x00006afc
5579 #define BNX2_HC_SB_CONFIG_8_RX_TMR_MODE			 (1L<<1)
5580 #define BNX2_HC_SB_CONFIG_8_TX_TMR_MODE			 (1L<<2)
5581 #define BNX2_HC_SB_CONFIG_8_COM_TMR_MODE		 (1L<<3)
5582 #define BNX2_HC_SB_CONFIG_8_CMD_TMR_MODE		 (1L<<4)
5583 #define BNX2_HC_SB_CONFIG_8_PER_MODE			 (1L<<16)
5584 #define BNX2_HC_SB_CONFIG_8_ONE_SHOT			 (1L<<17)
5585 #define BNX2_HC_SB_CONFIG_8_USE_INT_PARAM		 (1L<<18)
5586 #define BNX2_HC_SB_CONFIG_8_PER_COLLECT_LIMIT		 (0xfL<<20)
5587 
5588 #define BNX2_HC_TX_QUICK_CONS_TRIP_8			0x00006b00
5589 #define BNX2_HC_TX_QUICK_CONS_TRIP_8_VALUE		 (0xffL<<0)
5590 #define BNX2_HC_TX_QUICK_CONS_TRIP_8_INT		 (0xffL<<16)
5591 
5592 #define BNX2_HC_COMP_PROD_TRIP_8			0x00006b04
5593 #define BNX2_HC_COMP_PROD_TRIP_8_VALUE			 (0xffL<<0)
5594 #define BNX2_HC_COMP_PROD_TRIP_8_INT			 (0xffL<<16)
5595 
5596 #define BNX2_HC_RX_QUICK_CONS_TRIP_8			0x00006b08
5597 #define BNX2_HC_RX_QUICK_CONS_TRIP_8_VALUE		 (0xffL<<0)
5598 #define BNX2_HC_RX_QUICK_CONS_TRIP_8_INT		 (0xffL<<16)
5599 
5600 #define BNX2_HC_RX_TICKS_8				0x00006b0c
5601 #define BNX2_HC_RX_TICKS_8_VALUE			 (0x3ffL<<0)
5602 #define BNX2_HC_RX_TICKS_8_INT				 (0x3ffL<<16)
5603 
5604 #define BNX2_HC_TX_TICKS_8				0x00006b10
5605 #define BNX2_HC_TX_TICKS_8_VALUE			 (0x3ffL<<0)
5606 #define BNX2_HC_TX_TICKS_8_INT				 (0x3ffL<<16)
5607 
5608 #define BNX2_HC_COM_TICKS_8				0x00006b14
5609 #define BNX2_HC_COM_TICKS_8_VALUE			 (0x3ffL<<0)
5610 #define BNX2_HC_COM_TICKS_8_INT				 (0x3ffL<<16)
5611 
5612 #define BNX2_HC_CMD_TICKS_8				0x00006b18
5613 #define BNX2_HC_CMD_TICKS_8_VALUE			 (0x3ffL<<0)
5614 #define BNX2_HC_CMD_TICKS_8_INT				 (0x3ffL<<16)
5615 
5616 #define BNX2_HC_PERIODIC_TICKS_8			0x00006b1c
5617 #define BNX2_HC_PERIODIC_TICKS_8_HC_PERIODIC_TICKS	 (0xffffL<<0)
5618 #define BNX2_HC_PERIODIC_TICKS_8_HC_INT_PERIODIC_TICKS	 (0xffffL<<16)
5619 
5620 #define BNX2_HC_SB_CONFIG_SIZE	(BNX2_HC_SB_CONFIG_2 - BNX2_HC_SB_CONFIG_1)
5621 #define BNX2_HC_COMP_PROD_TRIP_OFF	(BNX2_HC_COMP_PROD_TRIP_1 -	\
5622 					 BNX2_HC_SB_CONFIG_1)
5623 #define BNX2_HC_COM_TICKS_OFF	(BNX2_HC_COM_TICKS_1 - BNX2_HC_SB_CONFIG_1)
5624 #define BNX2_HC_CMD_TICKS_OFF	(BNX2_HC_CMD_TICKS_1 - BNX2_HC_SB_CONFIG_1)
5625 #define BNX2_HC_TX_QUICK_CONS_TRIP_OFF	(BNX2_HC_TX_QUICK_CONS_TRIP_1 -	\
5626 					 BNX2_HC_SB_CONFIG_1)
5627 #define BNX2_HC_TX_TICKS_OFF	(BNX2_HC_TX_TICKS_1 - BNX2_HC_SB_CONFIG_1)
5628 #define BNX2_HC_RX_QUICK_CONS_TRIP_OFF	(BNX2_HC_RX_QUICK_CONS_TRIP_1 - \
5629 					 BNX2_HC_SB_CONFIG_1)
5630 #define BNX2_HC_RX_TICKS_OFF	(BNX2_HC_RX_TICKS_1 - BNX2_HC_SB_CONFIG_1)
5631 
5632 
5633 /*
5634  *  txp_reg definition
5635  *  offset: 0x40000
5636  */
5637 #define BNX2_TXP_CPU_MODE				0x00045000
5638 #define BNX2_TXP_CPU_MODE_LOCAL_RST			 (1L<<0)
5639 #define BNX2_TXP_CPU_MODE_STEP_ENA			 (1L<<1)
5640 #define BNX2_TXP_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
5641 #define BNX2_TXP_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
5642 #define BNX2_TXP_CPU_MODE_MSG_BIT1			 (1L<<6)
5643 #define BNX2_TXP_CPU_MODE_INTERRUPT_ENA			 (1L<<7)
5644 #define BNX2_TXP_CPU_MODE_SOFT_HALT			 (1L<<10)
5645 #define BNX2_TXP_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
5646 #define BNX2_TXP_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
5647 #define BNX2_TXP_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
5648 #define BNX2_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
5649 
5650 #define BNX2_TXP_CPU_STATE				0x00045004
5651 #define BNX2_TXP_CPU_STATE_BREAKPOINT			 (1L<<0)
5652 #define BNX2_TXP_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
5653 #define BNX2_TXP_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
5654 #define BNX2_TXP_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
5655 #define BNX2_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED		 (1L<<5)
5656 #define BNX2_TXP_CPU_STATE_BAD_PC_HALTED		 (1L<<6)
5657 #define BNX2_TXP_CPU_STATE_ALIGN_HALTED			 (1L<<7)
5658 #define BNX2_TXP_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
5659 #define BNX2_TXP_CPU_STATE_SOFT_HALTED			 (1L<<10)
5660 #define BNX2_TXP_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
5661 #define BNX2_TXP_CPU_STATE_INTERRUPT			 (1L<<12)
5662 #define BNX2_TXP_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
5663 #define BNX2_TXP_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
5664 #define BNX2_TXP_CPU_STATE_BLOCKED_READ			 (1L<<31)
5665 
5666 #define BNX2_TXP_CPU_EVENT_MASK				0x00045008
5667 #define BNX2_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK		 (1L<<0)
5668 #define BNX2_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
5669 #define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
5670 #define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
5671 #define BNX2_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
5672 #define BNX2_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
5673 #define BNX2_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
5674 #define BNX2_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
5675 #define BNX2_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK	 (1L<<10)
5676 #define BNX2_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
5677 #define BNX2_TXP_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
5678 
5679 #define BNX2_TXP_CPU_PROGRAM_COUNTER			0x0004501c
5680 #define BNX2_TXP_CPU_INSTRUCTION			0x00045020
5681 #define BNX2_TXP_CPU_DATA_ACCESS			0x00045024
5682 #define BNX2_TXP_CPU_INTERRUPT_ENABLE			0x00045028
5683 #define BNX2_TXP_CPU_INTERRUPT_VECTOR			0x0004502c
5684 #define BNX2_TXP_CPU_INTERRUPT_SAVED_PC			0x00045030
5685 #define BNX2_TXP_CPU_HW_BREAKPOINT			0x00045034
5686 #define BNX2_TXP_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
5687 #define BNX2_TXP_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
5688 
5689 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK			0x00045038
5690 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
5691 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
5692 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
5693 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
5694 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
5695 #define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
5696 
5697 #define BNX2_TXP_CPU_LAST_BRANCH_ADDR			0x00045048
5698 #define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
5699 #define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP		 (0L<<1)
5700 #define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
5701 #define BNX2_TXP_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
5702 
5703 #define BNX2_TXP_CPU_REG_FILE				0x00045200
5704 #define BNX2_TXP_TXPQ					0x000453c0
5705 #define BNX2_TXP_FTQ_CMD				0x000453f8
5706 #define BNX2_TXP_FTQ_CMD_OFFSET				 (0x3ffL<<0)
5707 #define BNX2_TXP_FTQ_CMD_WR_TOP				 (1L<<10)
5708 #define BNX2_TXP_FTQ_CMD_WR_TOP_0			 (0L<<10)
5709 #define BNX2_TXP_FTQ_CMD_WR_TOP_1			 (1L<<10)
5710 #define BNX2_TXP_FTQ_CMD_SFT_RESET			 (1L<<25)
5711 #define BNX2_TXP_FTQ_CMD_RD_DATA			 (1L<<26)
5712 #define BNX2_TXP_FTQ_CMD_ADD_INTERVEN			 (1L<<27)
5713 #define BNX2_TXP_FTQ_CMD_ADD_DATA			 (1L<<28)
5714 #define BNX2_TXP_FTQ_CMD_INTERVENE_CLR			 (1L<<29)
5715 #define BNX2_TXP_FTQ_CMD_POP				 (1L<<30)
5716 #define BNX2_TXP_FTQ_CMD_BUSY				 (1L<<31)
5717 
5718 #define BNX2_TXP_FTQ_CTL				0x000453fc
5719 #define BNX2_TXP_FTQ_CTL_INTERVENE			 (1L<<0)
5720 #define BNX2_TXP_FTQ_CTL_OVERFLOW			 (1L<<1)
5721 #define BNX2_TXP_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
5722 #define BNX2_TXP_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
5723 #define BNX2_TXP_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
5724 
5725 #define BNX2_TXP_SCRATCH				0x00060000
5726 
5727 
5728 /*
5729  *  tpat_reg definition
5730  *  offset: 0x80000
5731  */
5732 #define BNX2_TPAT_CPU_MODE				0x00085000
5733 #define BNX2_TPAT_CPU_MODE_LOCAL_RST			 (1L<<0)
5734 #define BNX2_TPAT_CPU_MODE_STEP_ENA			 (1L<<1)
5735 #define BNX2_TPAT_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
5736 #define BNX2_TPAT_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
5737 #define BNX2_TPAT_CPU_MODE_MSG_BIT1			 (1L<<6)
5738 #define BNX2_TPAT_CPU_MODE_INTERRUPT_ENA		 (1L<<7)
5739 #define BNX2_TPAT_CPU_MODE_SOFT_HALT			 (1L<<10)
5740 #define BNX2_TPAT_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
5741 #define BNX2_TPAT_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
5742 #define BNX2_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
5743 #define BNX2_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
5744 
5745 #define BNX2_TPAT_CPU_STATE				0x00085004
5746 #define BNX2_TPAT_CPU_STATE_BREAKPOINT			 (1L<<0)
5747 #define BNX2_TPAT_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
5748 #define BNX2_TPAT_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
5749 #define BNX2_TPAT_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
5750 #define BNX2_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED	 (1L<<5)
5751 #define BNX2_TPAT_CPU_STATE_BAD_PC_HALTED		 (1L<<6)
5752 #define BNX2_TPAT_CPU_STATE_ALIGN_HALTED		 (1L<<7)
5753 #define BNX2_TPAT_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
5754 #define BNX2_TPAT_CPU_STATE_SOFT_HALTED			 (1L<<10)
5755 #define BNX2_TPAT_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
5756 #define BNX2_TPAT_CPU_STATE_INTERRUPT			 (1L<<12)
5757 #define BNX2_TPAT_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
5758 #define BNX2_TPAT_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
5759 #define BNX2_TPAT_CPU_STATE_BLOCKED_READ		 (1L<<31)
5760 
5761 #define BNX2_TPAT_CPU_EVENT_MASK			0x00085008
5762 #define BNX2_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK	 (1L<<0)
5763 #define BNX2_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
5764 #define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
5765 #define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
5766 #define BNX2_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
5767 #define BNX2_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
5768 #define BNX2_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
5769 #define BNX2_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
5770 #define BNX2_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK	 (1L<<10)
5771 #define BNX2_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
5772 #define BNX2_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
5773 
5774 #define BNX2_TPAT_CPU_PROGRAM_COUNTER			0x0008501c
5775 #define BNX2_TPAT_CPU_INSTRUCTION			0x00085020
5776 #define BNX2_TPAT_CPU_DATA_ACCESS			0x00085024
5777 #define BNX2_TPAT_CPU_INTERRUPT_ENABLE			0x00085028
5778 #define BNX2_TPAT_CPU_INTERRUPT_VECTOR			0x0008502c
5779 #define BNX2_TPAT_CPU_INTERRUPT_SAVED_PC		0x00085030
5780 #define BNX2_TPAT_CPU_HW_BREAKPOINT			0x00085034
5781 #define BNX2_TPAT_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
5782 #define BNX2_TPAT_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
5783 
5784 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK			0x00085038
5785 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
5786 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
5787 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
5788 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
5789 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
5790 #define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
5791 
5792 #define BNX2_TPAT_CPU_LAST_BRANCH_ADDR			0x00085048
5793 #define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
5794 #define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP	 (0L<<1)
5795 #define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
5796 #define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
5797 
5798 #define BNX2_TPAT_CPU_REG_FILE				0x00085200
5799 #define BNX2_TPAT_TPATQ					0x000853c0
5800 #define BNX2_TPAT_FTQ_CMD				0x000853f8
5801 #define BNX2_TPAT_FTQ_CMD_OFFSET			 (0x3ffL<<0)
5802 #define BNX2_TPAT_FTQ_CMD_WR_TOP			 (1L<<10)
5803 #define BNX2_TPAT_FTQ_CMD_WR_TOP_0			 (0L<<10)
5804 #define BNX2_TPAT_FTQ_CMD_WR_TOP_1			 (1L<<10)
5805 #define BNX2_TPAT_FTQ_CMD_SFT_RESET			 (1L<<25)
5806 #define BNX2_TPAT_FTQ_CMD_RD_DATA			 (1L<<26)
5807 #define BNX2_TPAT_FTQ_CMD_ADD_INTERVEN			 (1L<<27)
5808 #define BNX2_TPAT_FTQ_CMD_ADD_DATA			 (1L<<28)
5809 #define BNX2_TPAT_FTQ_CMD_INTERVENE_CLR			 (1L<<29)
5810 #define BNX2_TPAT_FTQ_CMD_POP				 (1L<<30)
5811 #define BNX2_TPAT_FTQ_CMD_BUSY				 (1L<<31)
5812 
5813 #define BNX2_TPAT_FTQ_CTL				0x000853fc
5814 #define BNX2_TPAT_FTQ_CTL_INTERVENE			 (1L<<0)
5815 #define BNX2_TPAT_FTQ_CTL_OVERFLOW			 (1L<<1)
5816 #define BNX2_TPAT_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
5817 #define BNX2_TPAT_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
5818 #define BNX2_TPAT_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
5819 
5820 #define BNX2_TPAT_SCRATCH				0x000a0000
5821 
5822 
5823 /*
5824  *  rxp_reg definition
5825  *  offset: 0xc0000
5826  */
5827 #define BNX2_RXP_CPU_MODE				0x000c5000
5828 #define BNX2_RXP_CPU_MODE_LOCAL_RST			 (1L<<0)
5829 #define BNX2_RXP_CPU_MODE_STEP_ENA			 (1L<<1)
5830 #define BNX2_RXP_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
5831 #define BNX2_RXP_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
5832 #define BNX2_RXP_CPU_MODE_MSG_BIT1			 (1L<<6)
5833 #define BNX2_RXP_CPU_MODE_INTERRUPT_ENA			 (1L<<7)
5834 #define BNX2_RXP_CPU_MODE_SOFT_HALT			 (1L<<10)
5835 #define BNX2_RXP_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
5836 #define BNX2_RXP_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
5837 #define BNX2_RXP_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
5838 #define BNX2_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
5839 
5840 #define BNX2_RXP_CPU_STATE				0x000c5004
5841 #define BNX2_RXP_CPU_STATE_BREAKPOINT			 (1L<<0)
5842 #define BNX2_RXP_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
5843 #define BNX2_RXP_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
5844 #define BNX2_RXP_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
5845 #define BNX2_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED		 (1L<<5)
5846 #define BNX2_RXP_CPU_STATE_BAD_PC_HALTED		 (1L<<6)
5847 #define BNX2_RXP_CPU_STATE_ALIGN_HALTED			 (1L<<7)
5848 #define BNX2_RXP_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
5849 #define BNX2_RXP_CPU_STATE_SOFT_HALTED			 (1L<<10)
5850 #define BNX2_RXP_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
5851 #define BNX2_RXP_CPU_STATE_INTERRUPT			 (1L<<12)
5852 #define BNX2_RXP_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
5853 #define BNX2_RXP_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
5854 #define BNX2_RXP_CPU_STATE_BLOCKED_READ			 (1L<<31)
5855 
5856 #define BNX2_RXP_CPU_EVENT_MASK				0x000c5008
5857 #define BNX2_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK		 (1L<<0)
5858 #define BNX2_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
5859 #define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
5860 #define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
5861 #define BNX2_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
5862 #define BNX2_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
5863 #define BNX2_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
5864 #define BNX2_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
5865 #define BNX2_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK	 (1L<<10)
5866 #define BNX2_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
5867 #define BNX2_RXP_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
5868 
5869 #define BNX2_RXP_CPU_PROGRAM_COUNTER			0x000c501c
5870 #define BNX2_RXP_CPU_INSTRUCTION			0x000c5020
5871 #define BNX2_RXP_CPU_DATA_ACCESS			0x000c5024
5872 #define BNX2_RXP_CPU_INTERRUPT_ENABLE			0x000c5028
5873 #define BNX2_RXP_CPU_INTERRUPT_VECTOR			0x000c502c
5874 #define BNX2_RXP_CPU_INTERRUPT_SAVED_PC			0x000c5030
5875 #define BNX2_RXP_CPU_HW_BREAKPOINT			0x000c5034
5876 #define BNX2_RXP_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
5877 #define BNX2_RXP_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
5878 
5879 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK			0x000c5038
5880 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
5881 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
5882 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
5883 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
5884 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
5885 #define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
5886 
5887 #define BNX2_RXP_CPU_LAST_BRANCH_ADDR			0x000c5048
5888 #define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
5889 #define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP		 (0L<<1)
5890 #define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
5891 #define BNX2_RXP_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
5892 
5893 #define BNX2_RXP_CPU_REG_FILE				0x000c5200
5894 #define BNX2_RXP_PFE_PFE_CTL				0x000c537c
5895 #define BNX2_RXP_PFE_PFE_CTL_INC_USAGE_CNT		 (1L<<0)
5896 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE			 (0xfL<<4)
5897 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_0			 (0L<<4)
5898 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_1			 (1L<<4)
5899 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_2			 (2L<<4)
5900 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_3			 (3L<<4)
5901 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_4			 (4L<<4)
5902 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_5			 (5L<<4)
5903 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_6			 (6L<<4)
5904 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_7			 (7L<<4)
5905 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_8			 (8L<<4)
5906 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_9			 (9L<<4)
5907 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_10		 (10L<<4)
5908 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_11		 (11L<<4)
5909 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_12		 (12L<<4)
5910 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_13		 (13L<<4)
5911 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_14		 (14L<<4)
5912 #define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_15		 (15L<<4)
5913 #define BNX2_RXP_PFE_PFE_CTL_PFE_COUNT			 (0xfL<<12)
5914 #define BNX2_RXP_PFE_PFE_CTL_OFFSET			 (0x1ffL<<16)
5915 
5916 #define BNX2_RXP_RXPCQ					0x000c5380
5917 #define BNX2_RXP_CFTQ_CMD				0x000c53b8
5918 #define BNX2_RXP_CFTQ_CMD_OFFSET			 (0x3ffL<<0)
5919 #define BNX2_RXP_CFTQ_CMD_WR_TOP			 (1L<<10)
5920 #define BNX2_RXP_CFTQ_CMD_WR_TOP_0			 (0L<<10)
5921 #define BNX2_RXP_CFTQ_CMD_WR_TOP_1			 (1L<<10)
5922 #define BNX2_RXP_CFTQ_CMD_SFT_RESET			 (1L<<25)
5923 #define BNX2_RXP_CFTQ_CMD_RD_DATA			 (1L<<26)
5924 #define BNX2_RXP_CFTQ_CMD_ADD_INTERVEN			 (1L<<27)
5925 #define BNX2_RXP_CFTQ_CMD_ADD_DATA			 (1L<<28)
5926 #define BNX2_RXP_CFTQ_CMD_INTERVENE_CLR			 (1L<<29)
5927 #define BNX2_RXP_CFTQ_CMD_POP				 (1L<<30)
5928 #define BNX2_RXP_CFTQ_CMD_BUSY				 (1L<<31)
5929 
5930 #define BNX2_RXP_CFTQ_CTL				0x000c53bc
5931 #define BNX2_RXP_CFTQ_CTL_INTERVENE			 (1L<<0)
5932 #define BNX2_RXP_CFTQ_CTL_OVERFLOW			 (1L<<1)
5933 #define BNX2_RXP_CFTQ_CTL_FORCE_INTERVENE		 (1L<<2)
5934 #define BNX2_RXP_CFTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
5935 #define BNX2_RXP_CFTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
5936 
5937 #define BNX2_RXP_RXPQ					0x000c53c0
5938 #define BNX2_RXP_FTQ_CMD				0x000c53f8
5939 #define BNX2_RXP_FTQ_CMD_OFFSET				 (0x3ffL<<0)
5940 #define BNX2_RXP_FTQ_CMD_WR_TOP				 (1L<<10)
5941 #define BNX2_RXP_FTQ_CMD_WR_TOP_0			 (0L<<10)
5942 #define BNX2_RXP_FTQ_CMD_WR_TOP_1			 (1L<<10)
5943 #define BNX2_RXP_FTQ_CMD_SFT_RESET			 (1L<<25)
5944 #define BNX2_RXP_FTQ_CMD_RD_DATA			 (1L<<26)
5945 #define BNX2_RXP_FTQ_CMD_ADD_INTERVEN			 (1L<<27)
5946 #define BNX2_RXP_FTQ_CMD_ADD_DATA			 (1L<<28)
5947 #define BNX2_RXP_FTQ_CMD_INTERVENE_CLR			 (1L<<29)
5948 #define BNX2_RXP_FTQ_CMD_POP				 (1L<<30)
5949 #define BNX2_RXP_FTQ_CMD_BUSY				 (1L<<31)
5950 
5951 #define BNX2_RXP_FTQ_CTL				0x000c53fc
5952 #define BNX2_RXP_FTQ_CTL_INTERVENE			 (1L<<0)
5953 #define BNX2_RXP_FTQ_CTL_OVERFLOW			 (1L<<1)
5954 #define BNX2_RXP_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
5955 #define BNX2_RXP_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
5956 #define BNX2_RXP_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
5957 
5958 #define BNX2_RXP_SCRATCH				0x000e0000
5959 #define BNX2_RXP_SCRATCH_RXP_FLOOD			 0x000e0024
5960 #define BNX2_RXP_SCRATCH_RSS_TBL_SZ			 0x000e0038
5961 #define BNX2_RXP_SCRATCH_RSS_TBL			 0x000e003c
5962 #define BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES		 128
5963 
5964 
5965 /*
5966  *  com_reg definition
5967  *  offset: 0x100000
5968  */
5969 #define BNX2_COM_CKSUM_ERROR_STATUS			0x00100000
5970 #define BNX2_COM_CKSUM_ERROR_STATUS_CALCULATED		 (0xffffL<<0)
5971 #define BNX2_COM_CKSUM_ERROR_STATUS_EXPECTED		 (0xffffL<<16)
5972 
5973 #define BNX2_COM_CPU_MODE				0x00105000
5974 #define BNX2_COM_CPU_MODE_LOCAL_RST			 (1L<<0)
5975 #define BNX2_COM_CPU_MODE_STEP_ENA			 (1L<<1)
5976 #define BNX2_COM_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
5977 #define BNX2_COM_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
5978 #define BNX2_COM_CPU_MODE_MSG_BIT1			 (1L<<6)
5979 #define BNX2_COM_CPU_MODE_INTERRUPT_ENA			 (1L<<7)
5980 #define BNX2_COM_CPU_MODE_SOFT_HALT			 (1L<<10)
5981 #define BNX2_COM_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
5982 #define BNX2_COM_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
5983 #define BNX2_COM_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
5984 #define BNX2_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
5985 
5986 #define BNX2_COM_CPU_STATE				0x00105004
5987 #define BNX2_COM_CPU_STATE_BREAKPOINT			 (1L<<0)
5988 #define BNX2_COM_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
5989 #define BNX2_COM_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
5990 #define BNX2_COM_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
5991 #define BNX2_COM_CPU_STATE_BAD_DATA_ADDR_HALTED		 (1L<<5)
5992 #define BNX2_COM_CPU_STATE_BAD_PC_HALTED		 (1L<<6)
5993 #define BNX2_COM_CPU_STATE_ALIGN_HALTED			 (1L<<7)
5994 #define BNX2_COM_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
5995 #define BNX2_COM_CPU_STATE_SOFT_HALTED			 (1L<<10)
5996 #define BNX2_COM_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
5997 #define BNX2_COM_CPU_STATE_INTERRUPT			 (1L<<12)
5998 #define BNX2_COM_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
5999 #define BNX2_COM_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
6000 #define BNX2_COM_CPU_STATE_BLOCKED_READ			 (1L<<31)
6001 
6002 #define BNX2_COM_CPU_EVENT_MASK				0x00105008
6003 #define BNX2_COM_CPU_EVENT_MASK_BREAKPOINT_MASK		 (1L<<0)
6004 #define BNX2_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
6005 #define BNX2_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
6006 #define BNX2_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
6007 #define BNX2_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
6008 #define BNX2_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
6009 #define BNX2_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
6010 #define BNX2_COM_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
6011 #define BNX2_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK	 (1L<<10)
6012 #define BNX2_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
6013 #define BNX2_COM_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
6014 
6015 #define BNX2_COM_CPU_PROGRAM_COUNTER			0x0010501c
6016 #define BNX2_COM_CPU_INSTRUCTION			0x00105020
6017 #define BNX2_COM_CPU_DATA_ACCESS			0x00105024
6018 #define BNX2_COM_CPU_INTERRUPT_ENABLE			0x00105028
6019 #define BNX2_COM_CPU_INTERRUPT_VECTOR			0x0010502c
6020 #define BNX2_COM_CPU_INTERRUPT_SAVED_PC			0x00105030
6021 #define BNX2_COM_CPU_HW_BREAKPOINT			0x00105034
6022 #define BNX2_COM_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
6023 #define BNX2_COM_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
6024 
6025 #define BNX2_COM_CPU_DEBUG_VECT_PEEK			0x00105038
6026 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
6027 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
6028 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
6029 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
6030 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
6031 #define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
6032 
6033 #define BNX2_COM_CPU_LAST_BRANCH_ADDR			0x00105048
6034 #define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
6035 #define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP		 (0L<<1)
6036 #define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
6037 #define BNX2_COM_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
6038 
6039 #define BNX2_COM_CPU_REG_FILE				0x00105200
6040 #define BNX2_COM_COMTQ_PFE_PFE_CTL			0x001052bc
6041 #define BNX2_COM_COMTQ_PFE_PFE_CTL_INC_USAGE_CNT	 (1L<<0)
6042 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE		 (0xfL<<4)
6043 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_0		 (0L<<4)
6044 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_1		 (1L<<4)
6045 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_2		 (2L<<4)
6046 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_3		 (3L<<4)
6047 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_4		 (4L<<4)
6048 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_5		 (5L<<4)
6049 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_6		 (6L<<4)
6050 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_7		 (7L<<4)
6051 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_8		 (8L<<4)
6052 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_9		 (9L<<4)
6053 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_10		 (10L<<4)
6054 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_11		 (11L<<4)
6055 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_12		 (12L<<4)
6056 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_13		 (13L<<4)
6057 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_14		 (14L<<4)
6058 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_15		 (15L<<4)
6059 #define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_COUNT		 (0xfL<<12)
6060 #define BNX2_COM_COMTQ_PFE_PFE_CTL_OFFSET		 (0x1ffL<<16)
6061 
6062 #define BNX2_COM_COMXQ					0x00105340
6063 #define BNX2_COM_COMXQ_FTQ_CMD				0x00105378
6064 #define BNX2_COM_COMXQ_FTQ_CMD_OFFSET			 (0x3ffL<<0)
6065 #define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP			 (1L<<10)
6066 #define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_0			 (0L<<10)
6067 #define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_1			 (1L<<10)
6068 #define BNX2_COM_COMXQ_FTQ_CMD_SFT_RESET		 (1L<<25)
6069 #define BNX2_COM_COMXQ_FTQ_CMD_RD_DATA			 (1L<<26)
6070 #define BNX2_COM_COMXQ_FTQ_CMD_ADD_INTERVEN		 (1L<<27)
6071 #define BNX2_COM_COMXQ_FTQ_CMD_ADD_DATA			 (1L<<28)
6072 #define BNX2_COM_COMXQ_FTQ_CMD_INTERVENE_CLR		 (1L<<29)
6073 #define BNX2_COM_COMXQ_FTQ_CMD_POP			 (1L<<30)
6074 #define BNX2_COM_COMXQ_FTQ_CMD_BUSY			 (1L<<31)
6075 
6076 #define BNX2_COM_COMXQ_FTQ_CTL				0x0010537c
6077 #define BNX2_COM_COMXQ_FTQ_CTL_INTERVENE		 (1L<<0)
6078 #define BNX2_COM_COMXQ_FTQ_CTL_OVERFLOW			 (1L<<1)
6079 #define BNX2_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
6080 #define BNX2_COM_COMXQ_FTQ_CTL_MAX_DEPTH		 (0x3ffL<<12)
6081 #define BNX2_COM_COMXQ_FTQ_CTL_CUR_DEPTH		 (0x3ffL<<22)
6082 
6083 #define BNX2_COM_COMTQ					0x00105380
6084 #define BNX2_COM_COMTQ_FTQ_CMD				0x001053b8
6085 #define BNX2_COM_COMTQ_FTQ_CMD_OFFSET			 (0x3ffL<<0)
6086 #define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP			 (1L<<10)
6087 #define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_0			 (0L<<10)
6088 #define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_1			 (1L<<10)
6089 #define BNX2_COM_COMTQ_FTQ_CMD_SFT_RESET		 (1L<<25)
6090 #define BNX2_COM_COMTQ_FTQ_CMD_RD_DATA			 (1L<<26)
6091 #define BNX2_COM_COMTQ_FTQ_CMD_ADD_INTERVEN		 (1L<<27)
6092 #define BNX2_COM_COMTQ_FTQ_CMD_ADD_DATA			 (1L<<28)
6093 #define BNX2_COM_COMTQ_FTQ_CMD_INTERVENE_CLR		 (1L<<29)
6094 #define BNX2_COM_COMTQ_FTQ_CMD_POP			 (1L<<30)
6095 #define BNX2_COM_COMTQ_FTQ_CMD_BUSY			 (1L<<31)
6096 
6097 #define BNX2_COM_COMTQ_FTQ_CTL				0x001053bc
6098 #define BNX2_COM_COMTQ_FTQ_CTL_INTERVENE		 (1L<<0)
6099 #define BNX2_COM_COMTQ_FTQ_CTL_OVERFLOW			 (1L<<1)
6100 #define BNX2_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
6101 #define BNX2_COM_COMTQ_FTQ_CTL_MAX_DEPTH		 (0x3ffL<<12)
6102 #define BNX2_COM_COMTQ_FTQ_CTL_CUR_DEPTH		 (0x3ffL<<22)
6103 
6104 #define BNX2_COM_COMQ					0x001053c0
6105 #define BNX2_COM_COMQ_FTQ_CMD				0x001053f8
6106 #define BNX2_COM_COMQ_FTQ_CMD_OFFSET			 (0x3ffL<<0)
6107 #define BNX2_COM_COMQ_FTQ_CMD_WR_TOP			 (1L<<10)
6108 #define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_0			 (0L<<10)
6109 #define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_1			 (1L<<10)
6110 #define BNX2_COM_COMQ_FTQ_CMD_SFT_RESET			 (1L<<25)
6111 #define BNX2_COM_COMQ_FTQ_CMD_RD_DATA			 (1L<<26)
6112 #define BNX2_COM_COMQ_FTQ_CMD_ADD_INTERVEN		 (1L<<27)
6113 #define BNX2_COM_COMQ_FTQ_CMD_ADD_DATA			 (1L<<28)
6114 #define BNX2_COM_COMQ_FTQ_CMD_INTERVENE_CLR		 (1L<<29)
6115 #define BNX2_COM_COMQ_FTQ_CMD_POP			 (1L<<30)
6116 #define BNX2_COM_COMQ_FTQ_CMD_BUSY			 (1L<<31)
6117 
6118 #define BNX2_COM_COMQ_FTQ_CTL				0x001053fc
6119 #define BNX2_COM_COMQ_FTQ_CTL_INTERVENE			 (1L<<0)
6120 #define BNX2_COM_COMQ_FTQ_CTL_OVERFLOW			 (1L<<1)
6121 #define BNX2_COM_COMQ_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
6122 #define BNX2_COM_COMQ_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
6123 #define BNX2_COM_COMQ_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
6124 
6125 #define BNX2_COM_SCRATCH				0x00120000
6126 
6127 #define BNX2_FW_RX_LOW_LATENCY				 0x00120058
6128 #define BNX2_FW_RX_DROP_COUNT				 0x00120084
6129 
6130 
6131 /*
6132  *  cp_reg definition
6133  *  offset: 0x180000
6134  */
6135 #define BNX2_CP_CKSUM_ERROR_STATUS			0x00180000
6136 #define BNX2_CP_CKSUM_ERROR_STATUS_CALCULATED		 (0xffffL<<0)
6137 #define BNX2_CP_CKSUM_ERROR_STATUS_EXPECTED		 (0xffffL<<16)
6138 
6139 #define BNX2_CP_CPU_MODE				0x00185000
6140 #define BNX2_CP_CPU_MODE_LOCAL_RST			 (1L<<0)
6141 #define BNX2_CP_CPU_MODE_STEP_ENA			 (1L<<1)
6142 #define BNX2_CP_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
6143 #define BNX2_CP_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
6144 #define BNX2_CP_CPU_MODE_MSG_BIT1			 (1L<<6)
6145 #define BNX2_CP_CPU_MODE_INTERRUPT_ENA			 (1L<<7)
6146 #define BNX2_CP_CPU_MODE_SOFT_HALT			 (1L<<10)
6147 #define BNX2_CP_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
6148 #define BNX2_CP_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
6149 #define BNX2_CP_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
6150 #define BNX2_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
6151 
6152 #define BNX2_CP_CPU_STATE				0x00185004
6153 #define BNX2_CP_CPU_STATE_BREAKPOINT			 (1L<<0)
6154 #define BNX2_CP_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
6155 #define BNX2_CP_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
6156 #define BNX2_CP_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
6157 #define BNX2_CP_CPU_STATE_BAD_DATA_ADDR_HALTED		 (1L<<5)
6158 #define BNX2_CP_CPU_STATE_BAD_PC_HALTED			 (1L<<6)
6159 #define BNX2_CP_CPU_STATE_ALIGN_HALTED			 (1L<<7)
6160 #define BNX2_CP_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
6161 #define BNX2_CP_CPU_STATE_SOFT_HALTED			 (1L<<10)
6162 #define BNX2_CP_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
6163 #define BNX2_CP_CPU_STATE_INTERRUPT			 (1L<<12)
6164 #define BNX2_CP_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
6165 #define BNX2_CP_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
6166 #define BNX2_CP_CPU_STATE_BLOCKED_READ			 (1L<<31)
6167 
6168 #define BNX2_CP_CPU_EVENT_MASK				0x00185008
6169 #define BNX2_CP_CPU_EVENT_MASK_BREAKPOINT_MASK		 (1L<<0)
6170 #define BNX2_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
6171 #define BNX2_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
6172 #define BNX2_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
6173 #define BNX2_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
6174 #define BNX2_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
6175 #define BNX2_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
6176 #define BNX2_CP_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
6177 #define BNX2_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK		 (1L<<10)
6178 #define BNX2_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
6179 #define BNX2_CP_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
6180 
6181 #define BNX2_CP_CPU_PROGRAM_COUNTER			0x0018501c
6182 #define BNX2_CP_CPU_INSTRUCTION				0x00185020
6183 #define BNX2_CP_CPU_DATA_ACCESS				0x00185024
6184 #define BNX2_CP_CPU_INTERRUPT_ENABLE			0x00185028
6185 #define BNX2_CP_CPU_INTERRUPT_VECTOR			0x0018502c
6186 #define BNX2_CP_CPU_INTERRUPT_SAVED_PC			0x00185030
6187 #define BNX2_CP_CPU_HW_BREAKPOINT			0x00185034
6188 #define BNX2_CP_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
6189 #define BNX2_CP_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
6190 
6191 #define BNX2_CP_CPU_DEBUG_VECT_PEEK			0x00185038
6192 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
6193 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
6194 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
6195 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
6196 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
6197 #define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
6198 
6199 #define BNX2_CP_CPU_LAST_BRANCH_ADDR			0x00185048
6200 #define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
6201 #define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP		 (0L<<1)
6202 #define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
6203 #define BNX2_CP_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
6204 
6205 #define BNX2_CP_CPU_REG_FILE				0x00185200
6206 #define BNX2_CP_CPQ_PFE_PFE_CTL				0x001853bc
6207 #define BNX2_CP_CPQ_PFE_PFE_CTL_INC_USAGE_CNT		 (1L<<0)
6208 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE		 (0xfL<<4)
6209 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_0		 (0L<<4)
6210 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_1		 (1L<<4)
6211 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_2		 (2L<<4)
6212 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_3		 (3L<<4)
6213 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_4		 (4L<<4)
6214 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_5		 (5L<<4)
6215 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_6		 (6L<<4)
6216 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_7		 (7L<<4)
6217 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_8		 (8L<<4)
6218 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_9		 (9L<<4)
6219 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_10		 (10L<<4)
6220 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_11		 (11L<<4)
6221 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_12		 (12L<<4)
6222 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_13		 (13L<<4)
6223 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_14		 (14L<<4)
6224 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_15		 (15L<<4)
6225 #define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_COUNT		 (0xfL<<12)
6226 #define BNX2_CP_CPQ_PFE_PFE_CTL_OFFSET			 (0x1ffL<<16)
6227 
6228 #define BNX2_CP_CPQ					0x001853c0
6229 #define BNX2_CP_CPQ_FTQ_CMD				0x001853f8
6230 #define BNX2_CP_CPQ_FTQ_CMD_OFFSET			 (0x3ffL<<0)
6231 #define BNX2_CP_CPQ_FTQ_CMD_WR_TOP			 (1L<<10)
6232 #define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_0			 (0L<<10)
6233 #define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_1			 (1L<<10)
6234 #define BNX2_CP_CPQ_FTQ_CMD_SFT_RESET			 (1L<<25)
6235 #define BNX2_CP_CPQ_FTQ_CMD_RD_DATA			 (1L<<26)
6236 #define BNX2_CP_CPQ_FTQ_CMD_ADD_INTERVEN		 (1L<<27)
6237 #define BNX2_CP_CPQ_FTQ_CMD_ADD_DATA			 (1L<<28)
6238 #define BNX2_CP_CPQ_FTQ_CMD_INTERVENE_CLR		 (1L<<29)
6239 #define BNX2_CP_CPQ_FTQ_CMD_POP				 (1L<<30)
6240 #define BNX2_CP_CPQ_FTQ_CMD_BUSY			 (1L<<31)
6241 
6242 #define BNX2_CP_CPQ_FTQ_CTL				0x001853fc
6243 #define BNX2_CP_CPQ_FTQ_CTL_INTERVENE			 (1L<<0)
6244 #define BNX2_CP_CPQ_FTQ_CTL_OVERFLOW			 (1L<<1)
6245 #define BNX2_CP_CPQ_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
6246 #define BNX2_CP_CPQ_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
6247 #define BNX2_CP_CPQ_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
6248 
6249 #define BNX2_CP_SCRATCH					0x001a0000
6250 
6251 #define BNX2_FW_MAX_ISCSI_CONN				 0x001a0080
6252 
6253 
6254 /*
6255  *  mcp_reg definition
6256  *  offset: 0x140000
6257  */
6258 #define BNX2_MCP_MCP_CONTROL				0x00140080
6259 #define BNX2_MCP_MCP_CONTROL_SMBUS_SEL			 (1L<<30)
6260 #define BNX2_MCP_MCP_CONTROL_MCP_ISOLATE		 (1L<<31)
6261 
6262 #define BNX2_MCP_MCP_ATTENTION_STATUS			0x00140084
6263 #define BNX2_MCP_MCP_ATTENTION_STATUS_DRV_DOORBELL	 (1L<<29)
6264 #define BNX2_MCP_MCP_ATTENTION_STATUS_WATCHDOG_TIMEOUT	 (1L<<30)
6265 #define BNX2_MCP_MCP_ATTENTION_STATUS_CPU_EVENT		 (1L<<31)
6266 
6267 #define BNX2_MCP_MCP_HEARTBEAT_CONTROL			0x00140088
6268 #define BNX2_MCP_MCP_HEARTBEAT_CONTROL_MCP_HEARTBEAT_ENABLE	 (1L<<31)
6269 
6270 #define BNX2_MCP_MCP_HEARTBEAT_STATUS			0x0014008c
6271 #define BNX2_MCP_MCP_HEARTBEAT_STATUS_MCP_HEARTBEAT_PERIOD	 (0x7ffL<<0)
6272 #define BNX2_MCP_MCP_HEARTBEAT_STATUS_VALID		 (1L<<31)
6273 
6274 #define BNX2_MCP_MCP_HEARTBEAT				0x00140090
6275 #define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_COUNT	 (0x3fffffffL<<0)
6276 #define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_INC	 (1L<<30)
6277 #define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_RESET	 (1L<<31)
6278 
6279 #define BNX2_MCP_WATCHDOG_RESET				0x00140094
6280 #define BNX2_MCP_WATCHDOG_RESET_WATCHDOG_RESET		 (1L<<31)
6281 
6282 #define BNX2_MCP_WATCHDOG_CONTROL			0x00140098
6283 #define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_TIMEOUT	 (0xfffffffL<<0)
6284 #define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ATTN		 (1L<<29)
6285 #define BNX2_MCP_WATCHDOG_CONTROL_MCP_RST_ENABLE	 (1L<<30)
6286 #define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ENABLE	 (1L<<31)
6287 
6288 #define BNX2_MCP_ACCESS_LOCK				0x0014009c
6289 #define BNX2_MCP_ACCESS_LOCK_LOCK			 (1L<<31)
6290 
6291 #define BNX2_MCP_TOE_ID					0x001400a0
6292 #define BNX2_MCP_TOE_ID_FUNCTION_ID			 (1L<<31)
6293 
6294 #define BNX2_MCP_MAILBOX_CFG				0x001400a4
6295 #define BNX2_MCP_MAILBOX_CFG_MAILBOX_OFFSET		 (0x3fffL<<0)
6296 #define BNX2_MCP_MAILBOX_CFG_MAILBOX_SIZE		 (0xfffL<<20)
6297 
6298 #define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC			0x001400a8
6299 #define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_OFFSET	 (0x3fffL<<0)
6300 #define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_SIZE	 (0xfffL<<20)
6301 
6302 #define BNX2_MCP_MCP_DOORBELL				0x001400ac
6303 #define BNX2_MCP_MCP_DOORBELL_MCP_DOORBELL		 (1L<<31)
6304 
6305 #define BNX2_MCP_DRIVER_DOORBELL			0x001400b0
6306 #define BNX2_MCP_DRIVER_DOORBELL_DRIVER_DOORBELL	 (1L<<31)
6307 
6308 #define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC		0x001400b4
6309 #define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC_DRIVER_DOORBELL	 (1L<<31)
6310 
6311 #define BNX2_MCP_CPU_MODE				0x00145000
6312 #define BNX2_MCP_CPU_MODE_LOCAL_RST			 (1L<<0)
6313 #define BNX2_MCP_CPU_MODE_STEP_ENA			 (1L<<1)
6314 #define BNX2_MCP_CPU_MODE_PAGE_0_DATA_ENA		 (1L<<2)
6315 #define BNX2_MCP_CPU_MODE_PAGE_0_INST_ENA		 (1L<<3)
6316 #define BNX2_MCP_CPU_MODE_MSG_BIT1			 (1L<<6)
6317 #define BNX2_MCP_CPU_MODE_INTERRUPT_ENA			 (1L<<7)
6318 #define BNX2_MCP_CPU_MODE_SOFT_HALT			 (1L<<10)
6319 #define BNX2_MCP_CPU_MODE_BAD_DATA_HALT_ENA		 (1L<<11)
6320 #define BNX2_MCP_CPU_MODE_BAD_INST_HALT_ENA		 (1L<<12)
6321 #define BNX2_MCP_CPU_MODE_FIO_ABORT_HALT_ENA		 (1L<<13)
6322 #define BNX2_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA	 (1L<<15)
6323 
6324 #define BNX2_MCP_CPU_STATE				0x00145004
6325 #define BNX2_MCP_CPU_STATE_BREAKPOINT			 (1L<<0)
6326 #define BNX2_MCP_CPU_STATE_BAD_INST_HALTED		 (1L<<2)
6327 #define BNX2_MCP_CPU_STATE_PAGE_0_DATA_HALTED		 (1L<<3)
6328 #define BNX2_MCP_CPU_STATE_PAGE_0_INST_HALTED		 (1L<<4)
6329 #define BNX2_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED		 (1L<<5)
6330 #define BNX2_MCP_CPU_STATE_BAD_PC_HALTED		 (1L<<6)
6331 #define BNX2_MCP_CPU_STATE_ALIGN_HALTED			 (1L<<7)
6332 #define BNX2_MCP_CPU_STATE_FIO_ABORT_HALTED		 (1L<<8)
6333 #define BNX2_MCP_CPU_STATE_SOFT_HALTED			 (1L<<10)
6334 #define BNX2_MCP_CPU_STATE_SPAD_UNDERFLOW		 (1L<<11)
6335 #define BNX2_MCP_CPU_STATE_INTERRUPT			 (1L<<12)
6336 #define BNX2_MCP_CPU_STATE_DATA_ACCESS_STALL		 (1L<<14)
6337 #define BNX2_MCP_CPU_STATE_INST_FETCH_STALL		 (1L<<15)
6338 #define BNX2_MCP_CPU_STATE_BLOCKED_READ			 (1L<<31)
6339 
6340 #define BNX2_MCP_CPU_EVENT_MASK				0x00145008
6341 #define BNX2_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK		 (1L<<0)
6342 #define BNX2_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK	 (1L<<2)
6343 #define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK	 (1L<<3)
6344 #define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK	 (1L<<4)
6345 #define BNX2_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK	 (1L<<5)
6346 #define BNX2_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK	 (1L<<6)
6347 #define BNX2_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK	 (1L<<7)
6348 #define BNX2_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK		 (1L<<8)
6349 #define BNX2_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK	 (1L<<10)
6350 #define BNX2_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK	 (1L<<11)
6351 #define BNX2_MCP_CPU_EVENT_MASK_INTERRUPT_MASK		 (1L<<12)
6352 
6353 #define BNX2_MCP_CPU_PROGRAM_COUNTER			0x0014501c
6354 #define BNX2_MCP_CPU_INSTRUCTION			0x00145020
6355 #define BNX2_MCP_CPU_DATA_ACCESS			0x00145024
6356 #define BNX2_MCP_CPU_INTERRUPT_ENABLE			0x00145028
6357 #define BNX2_MCP_CPU_INTERRUPT_VECTOR			0x0014502c
6358 #define BNX2_MCP_CPU_INTERRUPT_SAVED_PC			0x00145030
6359 #define BNX2_MCP_CPU_HW_BREAKPOINT			0x00145034
6360 #define BNX2_MCP_CPU_HW_BREAKPOINT_DISABLE		 (1L<<0)
6361 #define BNX2_MCP_CPU_HW_BREAKPOINT_ADDRESS		 (0x3fffffffL<<2)
6362 
6363 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK			0x00145038
6364 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE		 (0x7ffL<<0)
6365 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN		 (1L<<11)
6366 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_SEL		 (0xfL<<12)
6367 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE		 (0x7ffL<<16)
6368 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN		 (1L<<27)
6369 #define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_SEL		 (0xfL<<28)
6370 
6371 #define BNX2_MCP_CPU_LAST_BRANCH_ADDR			0x00145048
6372 #define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE		 (1L<<1)
6373 #define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP		 (0L<<1)
6374 #define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH	 (1L<<1)
6375 #define BNX2_MCP_CPU_LAST_BRANCH_ADDR_LBA		 (0x3fffffffL<<2)
6376 
6377 #define BNX2_MCP_CPU_REG_FILE				0x00145200
6378 #define BNX2_MCP_MCPQ					0x001453c0
6379 #define BNX2_MCP_MCPQ_FTQ_CMD				0x001453f8
6380 #define BNX2_MCP_MCPQ_FTQ_CMD_OFFSET			 (0x3ffL<<0)
6381 #define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP			 (1L<<10)
6382 #define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_0			 (0L<<10)
6383 #define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_1			 (1L<<10)
6384 #define BNX2_MCP_MCPQ_FTQ_CMD_SFT_RESET			 (1L<<25)
6385 #define BNX2_MCP_MCPQ_FTQ_CMD_RD_DATA			 (1L<<26)
6386 #define BNX2_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN		 (1L<<27)
6387 #define BNX2_MCP_MCPQ_FTQ_CMD_ADD_DATA			 (1L<<28)
6388 #define BNX2_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR		 (1L<<29)
6389 #define BNX2_MCP_MCPQ_FTQ_CMD_POP			 (1L<<30)
6390 #define BNX2_MCP_MCPQ_FTQ_CMD_BUSY			 (1L<<31)
6391 
6392 #define BNX2_MCP_MCPQ_FTQ_CTL				0x001453fc
6393 #define BNX2_MCP_MCPQ_FTQ_CTL_INTERVENE			 (1L<<0)
6394 #define BNX2_MCP_MCPQ_FTQ_CTL_OVERFLOW			 (1L<<1)
6395 #define BNX2_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE		 (1L<<2)
6396 #define BNX2_MCP_MCPQ_FTQ_CTL_MAX_DEPTH			 (0x3ffL<<12)
6397 #define BNX2_MCP_MCPQ_FTQ_CTL_CUR_DEPTH			 (0x3ffL<<22)
6398 
6399 #define BNX2_MCP_ROM					0x00150000
6400 #define BNX2_MCP_SCRATCH				0x00160000
6401 #define BNX2_MCP_STATE_P1				 0x0016f9c8
6402 #define BNX2_MCP_STATE_P0				 0x0016fdc8
6403 #define BNX2_MCP_STATE_P1_5708				 0x001699c8
6404 #define BNX2_MCP_STATE_P0_5708				 0x00169dc8
6405 
6406 #define BNX2_SHM_HDR_SIGNATURE				BNX2_MCP_SCRATCH
6407 #define BNX2_SHM_HDR_SIGNATURE_SIG_MASK			 0xffff0000
6408 #define BNX2_SHM_HDR_SIGNATURE_SIG			 0x53530000
6409 #define BNX2_SHM_HDR_SIGNATURE_VER_MASK			 0x000000ff
6410 #define BNX2_SHM_HDR_SIGNATURE_VER_ONE			 0x00000001
6411 
6412 #define BNX2_SHM_HDR_ADDR_0				BNX2_MCP_SCRATCH + 4
6413 #define BNX2_SHM_HDR_ADDR_1				BNX2_MCP_SCRATCH + 8
6414 
6415 
6416 #define NUM_MC_HASH_REGISTERS   8
6417 
6418 
6419 /* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0.  */
6420 #define PHY_BCM5706_PHY_ID                          0x00206160
6421 
6422 #define PHY_ID(id)                                  ((id) & 0xfffffff0)
6423 #define PHY_REV_ID(id)                              ((id) & 0xf)
6424 
6425 /* 5708 Serdes PHY registers */
6426 
6427 #define BCM5708S_BMCR_FORCE_2500		0x20
6428 
6429 #define BCM5708S_UP1				0xb
6430 
6431 #define BCM5708S_UP1_2G5			0x1
6432 
6433 #define BCM5708S_BLK_ADDR			0x1f
6434 
6435 #define BCM5708S_BLK_ADDR_DIG			0x0000
6436 #define BCM5708S_BLK_ADDR_DIG3			0x0002
6437 #define BCM5708S_BLK_ADDR_TX_MISC		0x0005
6438 
6439 /* Digital Block */
6440 #define BCM5708S_1000X_CTL1			0x10
6441 
6442 #define BCM5708S_1000X_CTL1_FIBER_MODE		0x0001
6443 #define BCM5708S_1000X_CTL1_AUTODET_EN		0x0010
6444 
6445 #define BCM5708S_1000X_CTL2			0x11
6446 
6447 #define BCM5708S_1000X_CTL2_PLLEL_DET_EN	0x0001
6448 
6449 #define BCM5708S_1000X_STAT1			0x14
6450 
6451 #define BCM5708S_1000X_STAT1_SGMII		0x0001
6452 #define BCM5708S_1000X_STAT1_LINK		0x0002
6453 #define BCM5708S_1000X_STAT1_FD			0x0004
6454 #define BCM5708S_1000X_STAT1_SPEED_MASK		0x0018
6455 #define BCM5708S_1000X_STAT1_SPEED_10		0x0000
6456 #define BCM5708S_1000X_STAT1_SPEED_100		0x0008
6457 #define BCM5708S_1000X_STAT1_SPEED_1G		0x0010
6458 #define BCM5708S_1000X_STAT1_SPEED_2G5		0x0018
6459 #define BCM5708S_1000X_STAT1_TX_PAUSE		0x0020
6460 #define BCM5708S_1000X_STAT1_RX_PAUSE		0x0040
6461 
6462 /* Digital3 Block */
6463 #define BCM5708S_DIG_3_0			0x10
6464 
6465 #define BCM5708S_DIG_3_0_USE_IEEE		0x0001
6466 
6467 /* Tx/Misc Block */
6468 #define BCM5708S_TX_ACTL1			0x15
6469 
6470 #define BCM5708S_TX_ACTL1_DRIVER_VCM		0x30
6471 
6472 #define BCM5708S_TX_ACTL3			0x17
6473 
6474 #define MII_BNX2_DSP_RW_PORT			0x15
6475 #define MII_BNX2_DSP_ADDRESS			0x17
6476 #define MII_BNX2_DSP_EXPAND_REG			 0x0f00
6477 #define MII_EXPAND_REG1				  (MII_BNX2_DSP_EXPAND_REG | 1)
6478 #define MII_EXPAND_REG1_RUDI_C			   0x20
6479 #define MII_EXPAND_SERDES_CTL			  (MII_BNX2_DSP_EXPAND_REG | 3)
6480 
6481 #define MII_BNX2_MISC_SHADOW			0x1c
6482 #define MISC_SHDW_AN_DBG			 0x6800
6483 #define MISC_SHDW_AN_DBG_NOSYNC			  0x0002
6484 #define MISC_SHDW_AN_DBG_RUDI_INVALID		  0x0100
6485 #define MISC_SHDW_MODE_CTL			 0x7c00
6486 #define MISC_SHDW_MODE_CTL_SIG_DET		  0x0010
6487 
6488 #define MII_BNX2_BLK_ADDR			0x1f
6489 #define MII_BNX2_BLK_ADDR_IEEE0			 0x0000
6490 #define MII_BNX2_BLK_ADDR_GP_STATUS		 0x8120
6491 #define MII_BNX2_GP_TOP_AN_STATUS1		  0x1b
6492 #define MII_BNX2_GP_TOP_AN_SPEED_MSK		   0x3f00
6493 #define MII_BNX2_GP_TOP_AN_SPEED_10		   0x0000
6494 #define MII_BNX2_GP_TOP_AN_SPEED_100		   0x0100
6495 #define MII_BNX2_GP_TOP_AN_SPEED_1G		   0x0200
6496 #define MII_BNX2_GP_TOP_AN_SPEED_2_5G		   0x0300
6497 #define MII_BNX2_GP_TOP_AN_SPEED_1GKV		   0x0d00
6498 #define MII_BNX2_GP_TOP_AN_FD			   0x8
6499 #define MII_BNX2_BLK_ADDR_SERDES_DIG		 0x8300
6500 #define MII_BNX2_SERDES_DIG_1000XCTL1		  0x10
6501 #define MII_BNX2_SD_1000XCTL1_FIBER		   0x01
6502 #define MII_BNX2_SD_1000XCTL1_AUTODET		   0x10
6503 #define MII_BNX2_SERDES_DIG_MISC1		  0x18
6504 #define MII_BNX2_SD_MISC1_FORCE_MSK		   0xf
6505 #define MII_BNX2_SD_MISC1_FORCE_2_5G		   0x0
6506 #define MII_BNX2_SD_MISC1_FORCE			   0x10
6507 #define MII_BNX2_BLK_ADDR_OVER1G		 0x8320
6508 #define MII_BNX2_OVER1G_UP1			  0x19
6509 #define MII_BNX2_BLK_ADDR_BAM_NXTPG		 0x8350
6510 #define MII_BNX2_BAM_NXTPG_CTL			  0x10
6511 #define MII_BNX2_NXTPG_CTL_BAM			   0x1
6512 #define MII_BNX2_NXTPG_CTL_T2			   0x2
6513 #define MII_BNX2_BLK_ADDR_CL73_USERB0		 0x8370
6514 #define MII_BNX2_CL73_BAM_CTL1			  0x12
6515 #define MII_BNX2_CL73_BAM_EN			   0x8000
6516 #define MII_BNX2_CL73_BAM_STA_MGR_EN		   0x4000
6517 #define MII_BNX2_CL73_BAM_NP_AFT_BP_EN		   0x2000
6518 #define MII_BNX2_BLK_ADDR_AER			 0xffd0
6519 #define MII_BNX2_AER_AER			  0x1e
6520 #define MII_BNX2_AER_AER_AN_MMD			   0x3800
6521 #define MII_BNX2_BLK_ADDR_COMBO_IEEEB0		 0xffe0
6522 
6523 #define MIN_ETHERNET_PACKET_SIZE	60
6524 #define MAX_ETHERNET_PACKET_SIZE	1514
6525 #define MAX_ETHERNET_JUMBO_PACKET_SIZE	9014
6526 
6527 #define BNX2_RX_COPY_THRESH		128
6528 
6529 #define BNX2_MISC_ENABLE_DEFAULT	0x17ffffff
6530 
6531 #define BNX2_START_UNICAST_ADDRESS_INDEX	4
6532 #define BNX2_END_UNICAST_ADDRESS_INDEX		7
6533 #define BNX2_MAX_UNICAST_ADDRESSES     	(BNX2_END_UNICAST_ADDRESS_INDEX - \
6534 					 BNX2_START_UNICAST_ADDRESS_INDEX + 1)
6535 
6536 #define DMA_READ_CHANS	5
6537 #define DMA_WRITE_CHANS	3
6538 
6539 /* Use CPU native page size up to 16K for the ring sizes.  */
6540 #if (PAGE_SHIFT > 14)
6541 #define BNX2_PAGE_BITS	14
6542 #else
6543 #define BNX2_PAGE_BITS	PAGE_SHIFT
6544 #endif
6545 #define BNX2_PAGE_SIZE	(1 << BNX2_PAGE_BITS)
6546 
6547 #define BNX2_TX_DESC_CNT  (BNX2_PAGE_SIZE / sizeof(struct bnx2_tx_bd))
6548 #define BNX2_MAX_TX_DESC_CNT (BNX2_TX_DESC_CNT - 1)
6549 
6550 #define BNX2_MAX_RX_RINGS	8
6551 #define BNX2_MAX_RX_PG_RINGS	32
6552 #define BNX2_RX_DESC_CNT  (BNX2_PAGE_SIZE / sizeof(struct bnx2_rx_bd))
6553 #define BNX2_MAX_RX_DESC_CNT (BNX2_RX_DESC_CNT - 1)
6554 #define BNX2_MAX_TOTAL_RX_DESC_CNT (BNX2_MAX_RX_DESC_CNT * BNX2_MAX_RX_RINGS)
6555 #define BNX2_MAX_TOTAL_RX_PG_DESC_CNT	\
6556 	(BNX2_MAX_RX_DESC_CNT * BNX2_MAX_RX_PG_RINGS)
6557 
6558 #define BNX2_NEXT_TX_BD(x) (((x) & (BNX2_MAX_TX_DESC_CNT - 1)) ==	\
6559 		(BNX2_MAX_TX_DESC_CNT - 1)) ?				\
6560 	(x) + 2 : (x) + 1
6561 
6562 #define BNX2_TX_RING_IDX(x) ((x) & BNX2_MAX_TX_DESC_CNT)
6563 
6564 #define BNX2_NEXT_RX_BD(x) (((x) & (BNX2_MAX_RX_DESC_CNT - 1)) ==	\
6565 		(BNX2_MAX_RX_DESC_CNT - 1)) ?				\
6566 	(x) + 2 : (x) + 1
6567 
6568 #define BNX2_RX_RING_IDX(x) ((x) & bp->rx_max_ring_idx)
6569 #define BNX2_RX_PG_RING_IDX(x) ((x) & bp->rx_max_pg_ring_idx)
6570 
6571 #define BNX2_RX_RING(x) (((x) & ~BNX2_MAX_RX_DESC_CNT) >> (BNX2_PAGE_BITS - 4))
6572 #define BNX2_RX_IDX(x) ((x) & BNX2_MAX_RX_DESC_CNT)
6573 
6574 /* Context size. */
6575 #define CTX_SHIFT                   7
6576 #define CTX_SIZE                    (1 << CTX_SHIFT)
6577 #define CTX_MASK                    (CTX_SIZE - 1)
6578 #define GET_CID_ADDR(_cid)          ((_cid) << CTX_SHIFT)
6579 #define GET_CID(_cid_addr)          ((_cid_addr) >> CTX_SHIFT)
6580 
6581 #define PHY_CTX_SHIFT               6
6582 #define PHY_CTX_SIZE                (1 << PHY_CTX_SHIFT)
6583 #define PHY_CTX_MASK                (PHY_CTX_SIZE - 1)
6584 #define GET_PCID_ADDR(_pcid)        ((_pcid) << PHY_CTX_SHIFT)
6585 #define GET_PCID(_pcid_addr)        ((_pcid_addr) >> PHY_CTX_SHIFT)
6586 
6587 #define MB_KERNEL_CTX_SHIFT         8
6588 #define MB_KERNEL_CTX_SIZE          (1 << MB_KERNEL_CTX_SHIFT)
6589 #define MB_KERNEL_CTX_MASK          (MB_KERNEL_CTX_SIZE - 1)
6590 #define MB_GET_CID_ADDR(_cid)       (0x10000 + ((_cid) << MB_KERNEL_CTX_SHIFT))
6591 
6592 #define MAX_CID_CNT                 0x4000
6593 #define MAX_CID_ADDR                (GET_CID_ADDR(MAX_CID_CNT))
6594 #define INVALID_CID_ADDR            0xffffffff
6595 
6596 #define TX_CID		16
6597 #define TX_TSS_CID	32
6598 #define RX_CID		0
6599 #define RX_RSS_CID	4
6600 #define RX_MAX_RSS_RINGS	7
6601 #define RX_MAX_RINGS		(RX_MAX_RSS_RINGS + 1)
6602 #define TX_MAX_TSS_RINGS	7
6603 #define TX_MAX_RINGS		(TX_MAX_TSS_RINGS + 1)
6604 
6605 #define MB_TX_CID_ADDR	MB_GET_CID_ADDR(TX_CID)
6606 #define MB_RX_CID_ADDR	MB_GET_CID_ADDR(RX_CID)
6607 
6608 /*
6609  * This driver uses new build_skb() API :
6610  * RX ring buffer contains pointer to kmalloc() data only,
6611  * skb are built only after Hardware filled the frame.
6612  */
6613 struct bnx2_sw_bd {
6614 	u8			*data;
6615 	DEFINE_DMA_UNMAP_ADDR(mapping);
6616 };
6617 
6618 /* Its faster to compute this from data than storing it in sw_bd
6619  * (less cache misses)
6620  */
6621 static inline struct l2_fhdr *get_l2_fhdr(u8 *data)
6622 {
6623 	return (struct l2_fhdr *)(PTR_ALIGN(data, BNX2_RX_ALIGN) + NET_SKB_PAD);
6624 }
6625 
6626 
6627 struct bnx2_sw_pg {
6628 	struct page		*page;
6629 	DEFINE_DMA_UNMAP_ADDR(mapping);
6630 };
6631 
6632 struct bnx2_sw_tx_bd {
6633 	struct sk_buff		*skb;
6634 	DEFINE_DMA_UNMAP_ADDR(mapping);
6635 	unsigned short		is_gso;
6636 	unsigned short		nr_frags;
6637 };
6638 
6639 #define SW_RXBD_RING_SIZE (sizeof(struct bnx2_sw_bd) * BNX2_RX_DESC_CNT)
6640 #define SW_RXPG_RING_SIZE (sizeof(struct bnx2_sw_pg) * BNX2_RX_DESC_CNT)
6641 #define RXBD_RING_SIZE (sizeof(struct bnx2_rx_bd) * BNX2_RX_DESC_CNT)
6642 #define SW_TXBD_RING_SIZE (sizeof(struct bnx2_sw_tx_bd) * BNX2_TX_DESC_CNT)
6643 #define TXBD_RING_SIZE (sizeof(struct bnx2_tx_bd) * BNX2_TX_DESC_CNT)
6644 
6645 /* Buffered flash (Atmel: AT45DB011B) specific information */
6646 #define SEEPROM_PAGE_BITS			2
6647 #define SEEPROM_PHY_PAGE_SIZE			(1 << SEEPROM_PAGE_BITS)
6648 #define SEEPROM_BYTE_ADDR_MASK			(SEEPROM_PHY_PAGE_SIZE-1)
6649 #define SEEPROM_PAGE_SIZE			4
6650 #define SEEPROM_TOTAL_SIZE			65536
6651 
6652 #define BUFFERED_FLASH_PAGE_BITS		9
6653 #define BUFFERED_FLASH_PHY_PAGE_SIZE		(1 << BUFFERED_FLASH_PAGE_BITS)
6654 #define BUFFERED_FLASH_BYTE_ADDR_MASK		(BUFFERED_FLASH_PHY_PAGE_SIZE-1)
6655 #define BUFFERED_FLASH_PAGE_SIZE		264
6656 #define BUFFERED_FLASH_TOTAL_SIZE		0x21000
6657 
6658 #define SAIFUN_FLASH_PAGE_BITS			8
6659 #define SAIFUN_FLASH_PHY_PAGE_SIZE		(1 << SAIFUN_FLASH_PAGE_BITS)
6660 #define SAIFUN_FLASH_BYTE_ADDR_MASK		(SAIFUN_FLASH_PHY_PAGE_SIZE-1)
6661 #define SAIFUN_FLASH_PAGE_SIZE			256
6662 #define SAIFUN_FLASH_BASE_TOTAL_SIZE		65536
6663 
6664 #define ST_MICRO_FLASH_PAGE_BITS		8
6665 #define ST_MICRO_FLASH_PHY_PAGE_SIZE		(1 << ST_MICRO_FLASH_PAGE_BITS)
6666 #define ST_MICRO_FLASH_BYTE_ADDR_MASK		(ST_MICRO_FLASH_PHY_PAGE_SIZE-1)
6667 #define ST_MICRO_FLASH_PAGE_SIZE		256
6668 #define ST_MICRO_FLASH_BASE_TOTAL_SIZE		65536
6669 
6670 #define BCM5709_FLASH_PAGE_BITS			8
6671 #define BCM5709_FLASH_PHY_PAGE_SIZE		(1 << BCM5709_FLASH_PAGE_BITS)
6672 #define BCM5709_FLASH_BYTE_ADDR_MASK		(BCM5709_FLASH_PHY_PAGE_SIZE-1)
6673 #define BCM5709_FLASH_PAGE_SIZE			256
6674 
6675 #define NVRAM_TIMEOUT_COUNT			30000
6676 
6677 
6678 #define FLASH_STRAP_MASK			(BNX2_NVM_CFG1_FLASH_MODE   | \
6679 						 BNX2_NVM_CFG1_BUFFER_MODE  | \
6680 						 BNX2_NVM_CFG1_PROTECT_MODE | \
6681 						 BNX2_NVM_CFG1_FLASH_SIZE)
6682 
6683 #define FLASH_BACKUP_STRAP_MASK			(0xf << 26)
6684 
6685 struct flash_spec {
6686 	u32 strapping;
6687 	u32 config1;
6688 	u32 config2;
6689 	u32 config3;
6690 	u32 write1;
6691 	u32 flags;
6692 #define BNX2_NV_BUFFERED	0x00000001
6693 #define BNX2_NV_TRANSLATE	0x00000002
6694 #define BNX2_NV_WREN		0x00000004
6695 	u32 page_bits;
6696 	u32 page_size;
6697 	u32 addr_mask;
6698 	u32 total_size;
6699 	u8  *name;
6700 };
6701 
6702 #define BNX2_MAX_MSIX_HW_VEC	9
6703 #define BNX2_MAX_MSIX_VEC	9
6704 #ifdef BCM_CNIC
6705 #define BNX2_MIN_MSIX_VEC	2
6706 #else
6707 #define BNX2_MIN_MSIX_VEC	1
6708 #endif
6709 
6710 
6711 struct bnx2_irq {
6712 	irq_handler_t	handler;
6713 	unsigned int	vector;
6714 	u8		requested;
6715 	char		name[IFNAMSIZ + 2];
6716 };
6717 
6718 struct bnx2_tx_ring_info {
6719 	u32			tx_prod_bseq;
6720 	u16			tx_prod;
6721 	u32			tx_bidx_addr;
6722 	u32			tx_bseq_addr;
6723 
6724 	struct bnx2_tx_bd	*tx_desc_ring;
6725 	struct bnx2_sw_tx_bd	*tx_buf_ring;
6726 
6727 	u16			tx_cons;
6728 	u16			hw_tx_cons;
6729 
6730 	dma_addr_t		tx_desc_mapping;
6731 };
6732 
6733 struct bnx2_rx_ring_info {
6734 	u32			rx_prod_bseq;
6735 	u16			rx_prod;
6736 	u16			rx_cons;
6737 
6738 	u32			rx_bidx_addr;
6739 	u32			rx_bseq_addr;
6740 	u32			rx_pg_bidx_addr;
6741 
6742 	u16			rx_pg_prod;
6743 	u16			rx_pg_cons;
6744 
6745 	struct bnx2_sw_bd	*rx_buf_ring;
6746 	struct bnx2_rx_bd	*rx_desc_ring[BNX2_MAX_RX_RINGS];
6747 	struct bnx2_sw_pg	*rx_pg_ring;
6748 	struct bnx2_rx_bd	*rx_pg_desc_ring[BNX2_MAX_RX_PG_RINGS];
6749 
6750 	dma_addr_t		rx_desc_mapping[BNX2_MAX_RX_RINGS];
6751 	dma_addr_t		rx_pg_desc_mapping[BNX2_MAX_RX_PG_RINGS];
6752 };
6753 
6754 struct bnx2_napi {
6755 	struct napi_struct	napi		____cacheline_aligned;
6756 	struct bnx2		*bp;
6757 	union {
6758 		struct status_block		*msi;
6759 		struct status_block_msix	*msix;
6760 	} status_blk;
6761 	u16			*hw_tx_cons_ptr;
6762 	u16			*hw_rx_cons_ptr;
6763 	u32 			last_status_idx;
6764 	u32			int_num;
6765 
6766 #ifdef BCM_CNIC
6767 	u32			cnic_tag;
6768 	int			cnic_present;
6769 #endif
6770 
6771 	struct bnx2_rx_ring_info	rx_ring;
6772 	struct bnx2_tx_ring_info	tx_ring;
6773 };
6774 
6775 struct bnx2 {
6776 	/* Fields used in the tx and intr/napi performance paths are grouped */
6777 	/* together in the beginning of the structure. */
6778 	void __iomem		*regview;
6779 
6780 	struct net_device	*dev;
6781 	struct pci_dev		*pdev;
6782 
6783 	atomic_t		intr_sem;
6784 
6785 	u32			flags;
6786 #define BNX2_FLAG_PCIX			0x00000001
6787 #define BNX2_FLAG_PCI_32BIT		0x00000002
6788 #define BNX2_FLAG_MSIX_CAP		0x00000004
6789 #define BNX2_FLAG_NO_WOL		0x00000008
6790 #define BNX2_FLAG_USING_MSI		0x00000020
6791 #define BNX2_FLAG_ASF_ENABLE		0x00000040
6792 #define BNX2_FLAG_MSI_CAP		0x00000080
6793 #define BNX2_FLAG_ONE_SHOT_MSI		0x00000100
6794 #define BNX2_FLAG_PCIE			0x00000200
6795 #define BNX2_FLAG_USING_MSIX		0x00000400
6796 #define BNX2_FLAG_USING_MSI_OR_MSIX	(BNX2_FLAG_USING_MSI | \
6797 					 BNX2_FLAG_USING_MSIX)
6798 #define BNX2_FLAG_JUMBO_BROKEN		0x00000800
6799 #define BNX2_FLAG_CAN_KEEP_VLAN		0x00001000
6800 #define BNX2_FLAG_BROKEN_STATS		0x00002000
6801 #define BNX2_FLAG_AER_ENABLED		0x00004000
6802 
6803 	struct bnx2_napi	bnx2_napi[BNX2_MAX_MSIX_VEC];
6804 
6805 	u32			rx_buf_use_size;	/* useable size */
6806 	u32			rx_buf_size;		/* with alignment */
6807 	u32			rx_copy_thresh;
6808 	u32			rx_jumbo_thresh;
6809 	u32			rx_max_ring_idx;
6810 	u32			rx_max_pg_ring_idx;
6811 
6812 	/* TX constants */
6813 	int		tx_ring_size;
6814 	u32		tx_wake_thresh;
6815 
6816 #ifdef BCM_CNIC
6817 	struct cnic_ops	__rcu	*cnic_ops;
6818 	void			*cnic_data;
6819 #endif
6820 
6821 	/* End of fields used in the performance code paths. */
6822 
6823 	unsigned int		current_interval;
6824 #define BNX2_TIMER_INTERVAL		HZ
6825 #define BNX2_SERDES_AN_TIMEOUT		(HZ / 3)
6826 #define BNX2_SERDES_FORCED_TIMEOUT	(HZ / 10)
6827 
6828 	struct			timer_list timer;
6829 	struct work_struct	reset_task;
6830 
6831 	/* Used to synchronize phy accesses. */
6832 	spinlock_t		phy_lock;
6833 	spinlock_t		indirect_lock;
6834 
6835 	u32			phy_flags;
6836 #define BNX2_PHY_FLAG_SERDES			0x00000001
6837 #define BNX2_PHY_FLAG_CRC_FIX			0x00000002
6838 #define BNX2_PHY_FLAG_PARALLEL_DETECT		0x00000004
6839 #define BNX2_PHY_FLAG_2_5G_CAPABLE		0x00000008
6840 #define BNX2_PHY_FLAG_INT_MODE_MASK		0x00000300
6841 #define BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING	0x00000100
6842 #define BNX2_PHY_FLAG_INT_MODE_LINK_READY	0x00000200
6843 #define BNX2_PHY_FLAG_DIS_EARLY_DAC		0x00000400
6844 #define BNX2_PHY_FLAG_REMOTE_PHY_CAP		0x00000800
6845 #define BNX2_PHY_FLAG_FORCED_DOWN		0x00001000
6846 #define BNX2_PHY_FLAG_NO_PARALLEL		0x00002000
6847 
6848 	u32			mii_bmcr;
6849 	u32			mii_bmsr;
6850 	u32			mii_bmsr1;
6851 	u32			mii_adv;
6852 	u32			mii_lpa;
6853 	u32			mii_up1;
6854 
6855 	u32			chip_id;
6856 	/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
6857 #define BNX2_CHIP(bp)			(((bp)->chip_id) & 0xffff0000)
6858 #define BNX2_CHIP_5706			0x57060000
6859 #define BNX2_CHIP_5708			0x57080000
6860 #define BNX2_CHIP_5709			0x57090000
6861 
6862 #define BNX2_CHIP_REV(bp)		(((bp)->chip_id) & 0x0000f000)
6863 #define BNX2_CHIP_REV_Ax		0x00000000
6864 #define BNX2_CHIP_REV_Bx		0x00001000
6865 #define BNX2_CHIP_REV_Cx		0x00002000
6866 
6867 #define BNX2_CHIP_METAL(bp)		(((bp)->chip_id) & 0x00000ff0)
6868 #define BNX2_CHIP_BOND(bp)		(((bp)->chip_id) & 0x0000000f)
6869 
6870 #define BNX2_CHIP_ID(bp)		(((bp)->chip_id) & 0xfffffff0)
6871 #define BNX2_CHIP_ID_5706_A0		0x57060000
6872 #define BNX2_CHIP_ID_5706_A1			0x57060010
6873 #define BNX2_CHIP_ID_5706_A2			0x57060020
6874 #define BNX2_CHIP_ID_5708_A0			0x57080000
6875 #define BNX2_CHIP_ID_5708_B0			0x57081000
6876 #define BNX2_CHIP_ID_5708_B1			0x57081010
6877 #define BNX2_CHIP_ID_5709_A0			0x57090000
6878 #define BNX2_CHIP_ID_5709_A1			0x57090010
6879 
6880 /* A serdes chip will have the first bit of the bond id set. */
6881 #define BNX2_CHIP_BOND_SERDES_BIT		0x01
6882 
6883 	u32			phy_addr;
6884 	u32			phy_id;
6885 
6886 	u16			bus_speed_mhz;
6887 	u8			wol;
6888 
6889 	u8			pad;
6890 
6891 	u16			fw_wr_seq;
6892 	u16			fw_drv_pulse_wr_seq;
6893 
6894 	int			rx_max_ring;
6895 	int			rx_ring_size;
6896 
6897 	int			rx_max_pg_ring;
6898 	int			rx_pg_ring_size;
6899 
6900 	u16			tx_quick_cons_trip;
6901 	u16			tx_quick_cons_trip_int;
6902 	u16			rx_quick_cons_trip;
6903 	u16			rx_quick_cons_trip_int;
6904 	u16			comp_prod_trip;
6905 	u16			comp_prod_trip_int;
6906 	u16			tx_ticks;
6907 	u16			tx_ticks_int;
6908 	u16			com_ticks;
6909 	u16			com_ticks_int;
6910 	u16			cmd_ticks;
6911 	u16			cmd_ticks_int;
6912 	u16			rx_ticks;
6913 	u16			rx_ticks_int;
6914 
6915 	u32			stats_ticks;
6916 
6917 	dma_addr_t		status_blk_mapping;
6918 
6919 	struct statistics_block	*stats_blk;
6920 	struct statistics_block	*temp_stats_blk;
6921 	dma_addr_t		stats_blk_mapping;
6922 
6923 	int			ctx_pages;
6924 	void			*ctx_blk[4];
6925 	dma_addr_t		ctx_blk_mapping[4];
6926 
6927 	u32			hc_cmd;
6928 	u32			rx_mode;
6929 
6930 	u16			req_line_speed;
6931 	u8			req_duplex;
6932 
6933 	u8			phy_port;
6934 	u8			link_up;
6935 
6936 	u16			line_speed;
6937 	u8			duplex;
6938 	u8			flow_ctrl;	/* actual flow ctrl settings */
6939 						/* may be different from     */
6940 						/* req_flow_ctrl if autoneg  */
6941 	u32			advertising;
6942 
6943 	u8			req_flow_ctrl;	/* flow ctrl advertisement */
6944 						/* settings or forced      */
6945 						/* settings                */
6946 	u8			autoneg;
6947 #define AUTONEG_SPEED		1
6948 #define AUTONEG_FLOW_CTRL	2
6949 
6950 	u8			loopback;
6951 #define MAC_LOOPBACK		1
6952 #define PHY_LOOPBACK		2
6953 
6954 	u8			serdes_an_pending;
6955 
6956 	u8			mac_addr[8];
6957 
6958 	u32			shmem_base;
6959 
6960 	char			fw_version[32];
6961 
6962 	int			pm_cap;
6963 	int			pcix_cap;
6964 
6965 	const struct flash_spec	*flash_info;
6966 	u32			flash_size;
6967 
6968 	int			status_stats_size;
6969 
6970 	struct bnx2_irq		irq_tbl[BNX2_MAX_MSIX_VEC];
6971 	int			irq_nvecs;
6972 
6973 	u8			func;
6974 
6975 	u8			num_tx_rings;
6976 	u8			num_rx_rings;
6977 
6978 	int			num_req_tx_rings;
6979 	int			num_req_rx_rings;
6980 
6981 	u32 			leds_save;
6982 	u32			idle_chk_status_idx;
6983 
6984 #ifdef BCM_CNIC
6985 	struct mutex		cnic_lock;
6986 	struct cnic_eth_dev	cnic_eth_dev;
6987 	struct cnic_eth_dev	*(*cnic_probe)(struct net_device *);
6988 #endif
6989 
6990 	const struct firmware	*mips_firmware;
6991 	const struct firmware	*rv2p_firmware;
6992 };
6993 
6994 #define BNX2_RD(bp, offset)					\
6995 	readl(bp->regview + offset)
6996 
6997 #define BNX2_WR(bp, offset, val)					\
6998 	writel(val, bp->regview + offset)
6999 
7000 #define BNX2_WR16(bp, offset, val)				\
7001 	writew(val, bp->regview + offset)
7002 
7003 struct cpu_reg {
7004 	u32 mode;
7005 	u32 mode_value_halt;
7006 	u32 mode_value_sstep;
7007 
7008 	u32 state;
7009 	u32 state_value_clear;
7010 
7011 	u32 gpr0;
7012 	u32 evmask;
7013 	u32 pc;
7014 	u32 inst;
7015 	u32 bp;
7016 
7017 	u32 spad_base;
7018 
7019 	u32 mips_view_base;
7020 };
7021 
7022 struct bnx2_fw_file_section {
7023 	__be32 addr;
7024 	__be32 len;
7025 	__be32 offset;
7026 };
7027 
7028 struct bnx2_mips_fw_file_entry {
7029 	__be32 start_addr;
7030 	struct bnx2_fw_file_section text;
7031 	struct bnx2_fw_file_section data;
7032 	struct bnx2_fw_file_section rodata;
7033 };
7034 
7035 struct bnx2_rv2p_fw_file_entry {
7036 	struct bnx2_fw_file_section rv2p;
7037 	__be32 fixup[8];
7038 };
7039 
7040 struct bnx2_mips_fw_file {
7041 	struct bnx2_mips_fw_file_entry com;
7042 	struct bnx2_mips_fw_file_entry cp;
7043 	struct bnx2_mips_fw_file_entry rxp;
7044 	struct bnx2_mips_fw_file_entry tpat;
7045 	struct bnx2_mips_fw_file_entry txp;
7046 };
7047 
7048 struct bnx2_rv2p_fw_file {
7049 	struct bnx2_rv2p_fw_file_entry proc1;
7050 	struct bnx2_rv2p_fw_file_entry proc2;
7051 };
7052 
7053 #define RV2P_P1_FIXUP_PAGE_SIZE_IDX		0
7054 #define RV2P_BD_PAGE_SIZE_MSK			0xffff
7055 #define RV2P_BD_PAGE_SIZE			((BNX2_PAGE_SIZE / 16) - 1)
7056 
7057 #define RV2P_PROC1                              0
7058 #define RV2P_PROC2                              1
7059 
7060 
7061 /* This value (in milliseconds) determines the frequency of the driver
7062  * issuing the PULSE message code.  The firmware monitors this periodic
7063  * pulse to determine when to switch to an OS-absent mode. */
7064 #define BNX2_DRV_PULSE_PERIOD_MS                 250
7065 
7066 /* This value (in milliseconds) determines how long the driver should
7067  * wait for an acknowledgement from the firmware before timing out.  Once
7068  * the firmware has timed out, the driver will assume there is no firmware
7069  * running and there won't be any firmware-driver synchronization during a
7070  * driver reset. */
7071 #define BNX2_FW_ACK_TIME_OUT_MS                  1000
7072 
7073 
7074 #define BNX2_DRV_RESET_SIGNATURE		0x00000000
7075 #define BNX2_DRV_RESET_SIGNATURE_MAGIC		 0x4841564b /* HAVK */
7076 //#define DRV_RESET_SIGNATURE_MAGIC		 0x47495352 /* RSIG */
7077 
7078 #define BNX2_DRV_MB				0x00000004
7079 #define BNX2_DRV_MSG_CODE			 0xff000000
7080 #define BNX2_DRV_MSG_CODE_RESET			 0x01000000
7081 #define BNX2_DRV_MSG_CODE_UNLOAD		 0x02000000
7082 #define BNX2_DRV_MSG_CODE_SHUTDOWN		 0x03000000
7083 #define BNX2_DRV_MSG_CODE_SUSPEND_WOL		 0x04000000
7084 #define BNX2_DRV_MSG_CODE_FW_TIMEOUT		 0x05000000
7085 #define BNX2_DRV_MSG_CODE_PULSE			 0x06000000
7086 #define BNX2_DRV_MSG_CODE_DIAG			 0x07000000
7087 #define BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL	 0x09000000
7088 #define BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN		 0x0b000000
7089 #define BNX2_DRV_MSG_CODE_KEEP_VLAN_UPDATE	 0x0d000000
7090 #define BNX2_DRV_MSG_CODE_CMD_SET_LINK		 0x10000000
7091 
7092 #define BNX2_DRV_MSG_DATA			 0x00ff0000
7093 #define BNX2_DRV_MSG_DATA_WAIT0			 0x00010000
7094 #define BNX2_DRV_MSG_DATA_WAIT1			 0x00020000
7095 #define BNX2_DRV_MSG_DATA_WAIT2			 0x00030000
7096 #define BNX2_DRV_MSG_DATA_WAIT3			 0x00040000
7097 
7098 #define BNX2_DRV_MSG_SEQ			 0x0000ffff
7099 
7100 #define BNX2_FW_MB				0x00000008
7101 #define BNX2_FW_MSG_ACK				 0x0000ffff
7102 #define BNX2_FW_MSG_STATUS_MASK			 0x00ff0000
7103 #define BNX2_FW_MSG_STATUS_OK			 0x00000000
7104 #define BNX2_FW_MSG_STATUS_FAILURE		 0x00ff0000
7105 
7106 #define BNX2_LINK_STATUS			0x0000000c
7107 #define BNX2_LINK_STATUS_INIT_VALUE		 0xffffffff
7108 #define BNX2_LINK_STATUS_LINK_UP		 0x1
7109 #define BNX2_LINK_STATUS_LINK_DOWN		 0x0
7110 #define BNX2_LINK_STATUS_SPEED_MASK		 0x1e
7111 #define BNX2_LINK_STATUS_AN_INCOMPLETE		 (0<<1)
7112 #define BNX2_LINK_STATUS_10HALF			 (1<<1)
7113 #define BNX2_LINK_STATUS_10FULL			 (2<<1)
7114 #define BNX2_LINK_STATUS_100HALF		 (3<<1)
7115 #define BNX2_LINK_STATUS_100BASE_T4		 (4<<1)
7116 #define BNX2_LINK_STATUS_100FULL		 (5<<1)
7117 #define BNX2_LINK_STATUS_1000HALF		 (6<<1)
7118 #define BNX2_LINK_STATUS_1000FULL		 (7<<1)
7119 #define BNX2_LINK_STATUS_2500HALF		 (8<<1)
7120 #define BNX2_LINK_STATUS_2500FULL		 (9<<1)
7121 #define BNX2_LINK_STATUS_AN_ENABLED		 (1<<5)
7122 #define BNX2_LINK_STATUS_AN_COMPLETE		 (1<<6)
7123 #define BNX2_LINK_STATUS_PARALLEL_DET		 (1<<7)
7124 #define BNX2_LINK_STATUS_RESERVED		 (1<<8)
7125 #define BNX2_LINK_STATUS_PARTNER_AD_1000FULL	 (1<<9)
7126 #define BNX2_LINK_STATUS_PARTNER_AD_1000HALF	 (1<<10)
7127 #define BNX2_LINK_STATUS_PARTNER_AD_100BT4	 (1<<11)
7128 #define BNX2_LINK_STATUS_PARTNER_AD_100FULL	 (1<<12)
7129 #define BNX2_LINK_STATUS_PARTNER_AD_100HALF	 (1<<13)
7130 #define BNX2_LINK_STATUS_PARTNER_AD_10FULL	 (1<<14)
7131 #define BNX2_LINK_STATUS_PARTNER_AD_10HALF	 (1<<15)
7132 #define BNX2_LINK_STATUS_TX_FC_ENABLED		 (1<<16)
7133 #define BNX2_LINK_STATUS_RX_FC_ENABLED		 (1<<17)
7134 #define BNX2_LINK_STATUS_PARTNER_SYM_PAUSE_CAP	 (1<<18)
7135 #define BNX2_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP	 (1<<19)
7136 #define BNX2_LINK_STATUS_SERDES_LINK		 (1<<20)
7137 #define BNX2_LINK_STATUS_PARTNER_AD_2500FULL	 (1<<21)
7138 #define BNX2_LINK_STATUS_PARTNER_AD_2500HALF	 (1<<22)
7139 #define BNX2_LINK_STATUS_HEART_BEAT_EXPIRED	 (1<<31)
7140 
7141 #define BNX2_DRV_PULSE_MB			0x00000010
7142 #define BNX2_DRV_PULSE_SEQ_MASK			 0x00007fff
7143 
7144 /* Indicate to the firmware not to go into the
7145  * OS absent when it is not getting driver pulse.
7146  * This is used for debugging. */
7147 #define BNX2_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE	 0x00080000
7148 
7149 #define BNX2_DRV_MB_ARG0			0x00000014
7150 #define BNX2_NETLINK_SET_LINK_SPEED_10HALF	 (1<<0)
7151 #define BNX2_NETLINK_SET_LINK_SPEED_10FULL	 (1<<1)
7152 #define BNX2_NETLINK_SET_LINK_SPEED_10		 \
7153 	(BNX2_NETLINK_SET_LINK_SPEED_10HALF |	 \
7154 	 BNX2_NETLINK_SET_LINK_SPEED_10FULL)
7155 #define BNX2_NETLINK_SET_LINK_SPEED_100HALF	 (1<<2)
7156 #define BNX2_NETLINK_SET_LINK_SPEED_100FULL	 (1<<3)
7157 #define BNX2_NETLINK_SET_LINK_SPEED_100		 \
7158 	(BNX2_NETLINK_SET_LINK_SPEED_100HALF |	 \
7159 	 BNX2_NETLINK_SET_LINK_SPEED_100FULL)
7160 #define BNX2_NETLINK_SET_LINK_SPEED_1GHALF	 (1<<4)
7161 #define BNX2_NETLINK_SET_LINK_SPEED_1GFULL	 (1<<5)
7162 #define BNX2_NETLINK_SET_LINK_SPEED_2G5HALF	 (1<<6)
7163 #define BNX2_NETLINK_SET_LINK_SPEED_2G5FULL	 (1<<7)
7164 #define BNX2_NETLINK_SET_LINK_SPEED_10GHALF	 (1<<8)
7165 #define BNX2_NETLINK_SET_LINK_SPEED_10GFULL	 (1<<9)
7166 #define BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG	 (1<<10)
7167 #define BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE	 (1<<11)
7168 #define BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE	 (1<<12)
7169 #define BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE	 (1<<13)
7170 #define BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED	 (1<<14)
7171 #define BNX2_NETLINK_SET_LINK_PHY_RESET		 (1<<15)
7172 
7173 #define BNX2_DEV_INFO_SIGNATURE			0x00000020
7174 #define BNX2_DEV_INFO_SIGNATURE_MAGIC		 0x44564900
7175 #define BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK	 0xffffff00
7176 #define BNX2_DEV_INFO_FEATURE_CFG_VALID		 0x01
7177 #define BNX2_DEV_INFO_SECONDARY_PORT		 0x80
7178 #define BNX2_DEV_INFO_DRV_ALWAYS_ALIVE		 0x40
7179 
7180 #define BNX2_SHARED_HW_CFG_PART_NUM		0x00000024
7181 
7182 #define BNX2_SHARED_HW_CFG_POWER_DISSIPATED	0x00000034
7183 #define BNX2_SHARED_HW_CFG_POWER_STATE_D3_MASK	 0xff000000
7184 #define BNX2_SHARED_HW_CFG_POWER_STATE_D2_MASK	 0xff0000
7185 #define BNX2_SHARED_HW_CFG_POWER_STATE_D1_MASK	 0xff00
7186 #define BNX2_SHARED_HW_CFG_POWER_STATE_D0_MASK	 0xff
7187 
7188 #define BNX2_SHARED_HW_CFG POWER_CONSUMED	0x00000038
7189 #define BNX2_SHARED_HW_CFG_CONFIG		0x0000003c
7190 #define BNX2_SHARED_HW_CFG_DESIGN_NIC		 0
7191 #define BNX2_SHARED_HW_CFG_DESIGN_LOM		 0x1
7192 #define BNX2_SHARED_HW_CFG_PHY_COPPER		 0
7193 #define BNX2_SHARED_HW_CFG_PHY_FIBER		 0x2
7194 #define BNX2_SHARED_HW_CFG_PHY_2_5G		 0x20
7195 #define BNX2_SHARED_HW_CFG_PHY_BACKPLANE	 0x40
7196 #define BNX2_SHARED_HW_CFG_LED_MODE_SHIFT_BITS	 8
7197 #define BNX2_SHARED_HW_CFG_LED_MODE_MASK	 0x300
7198 #define BNX2_SHARED_HW_CFG_LED_MODE_MAC		 0
7199 #define BNX2_SHARED_HW_CFG_LED_MODE_GPHY1	 0x100
7200 #define BNX2_SHARED_HW_CFG_LED_MODE_GPHY2	 0x200
7201 #define BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX	 0x8000
7202 
7203 #define BNX2_SHARED_HW_CFG_CONFIG2		0x00000040
7204 #define BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK	 0x00fff000
7205 
7206 #define BNX2_DEV_INFO_BC_REV			0x0000004c
7207 
7208 #define BNX2_PORT_HW_CFG_MAC_UPPER		0x00000050
7209 #define BNX2_PORT_HW_CFG_UPPERMAC_MASK		 0xffff
7210 
7211 #define BNX2_PORT_HW_CFG_MAC_LOWER		0x00000054
7212 #define BNX2_PORT_HW_CFG_CONFIG			0x00000058
7213 #define BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK	 0x0000ffff
7214 #define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK	 0x001f0000
7215 #define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_AN	 0x00000000
7216 #define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G	 0x00030000
7217 #define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_2_5G	 0x00040000
7218 
7219 #define BNX2_PORT_HW_CFG_IMD_MAC_A_UPPER	0x00000068
7220 #define BNX2_PORT_HW_CFG_IMD_MAC_A_LOWER	0x0000006c
7221 #define BNX2_PORT_HW_CFG_IMD_MAC_B_UPPER	0x00000070
7222 #define BNX2_PORT_HW_CFG_IMD_MAC_B_LOWER	0x00000074
7223 #define BNX2_PORT_HW_CFG_ISCSI_MAC_UPPER	0x00000078
7224 #define BNX2_PORT_HW_CFG_ISCSI_MAC_LOWER	0x0000007c
7225 
7226 #define BNX2_DEV_INFO_PER_PORT_HW_CONFIG2	0x000000b4
7227 
7228 #define BNX2_DEV_INFO_FORMAT_REV		0x000000c4
7229 #define BNX2_DEV_INFO_FORMAT_REV_MASK		 0xff000000
7230 #define BNX2_DEV_INFO_FORMAT_REV_ID		 ('A' << 24)
7231 
7232 #define BNX2_SHARED_FEATURE			0x000000c8
7233 #define BNX2_SHARED_FEATURE_MASK		 0xffffffff
7234 
7235 #define BNX2_PORT_FEATURE			0x000000d8
7236 #define BNX2_PORT2_FEATURE			0x00000014c
7237 #define BNX2_PORT_FEATURE_WOL_ENABLED		 0x01000000
7238 #define BNX2_PORT_FEATURE_MBA_ENABLED		 0x02000000
7239 #define BNX2_PORT_FEATURE_ASF_ENABLED		 0x04000000
7240 #define BNX2_PORT_FEATURE_IMD_ENABLED		 0x08000000
7241 #define BNX2_PORT_FEATURE_BAR1_SIZE_MASK	 0xf
7242 #define BNX2_PORT_FEATURE_BAR1_SIZE_DISABLED	 0x0
7243 #define BNX2_PORT_FEATURE_BAR1_SIZE_64K		 0x1
7244 #define BNX2_PORT_FEATURE_BAR1_SIZE_128K	 0x2
7245 #define BNX2_PORT_FEATURE_BAR1_SIZE_256K	 0x3
7246 #define BNX2_PORT_FEATURE_BAR1_SIZE_512K	 0x4
7247 #define BNX2_PORT_FEATURE_BAR1_SIZE_1M		 0x5
7248 #define BNX2_PORT_FEATURE_BAR1_SIZE_2M		 0x6
7249 #define BNX2_PORT_FEATURE_BAR1_SIZE_4M		 0x7
7250 #define BNX2_PORT_FEATURE_BAR1_SIZE_8M		 0x8
7251 #define BNX2_PORT_FEATURE_BAR1_SIZE_16M		 0x9
7252 #define BNX2_PORT_FEATURE_BAR1_SIZE_32M		 0xa
7253 #define BNX2_PORT_FEATURE_BAR1_SIZE_64M		 0xb
7254 #define BNX2_PORT_FEATURE_BAR1_SIZE_128M	 0xc
7255 #define BNX2_PORT_FEATURE_BAR1_SIZE_256M	 0xd
7256 #define BNX2_PORT_FEATURE_BAR1_SIZE_512M	 0xe
7257 #define BNX2_PORT_FEATURE_BAR1_SIZE_1G		 0xf
7258 
7259 #define BNX2_PORT_FEATURE_WOL			0xdc
7260 #define BNX2_PORT2_FEATURE_WOL			0x150
7261 #define BNX2_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS	 4
7262 #define BNX2_PORT_FEATURE_WOL_DEFAULT_MASK	 0x30
7263 #define BNX2_PORT_FEATURE_WOL_DEFAULT_DISABLE	 0
7264 #define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC	 0x10
7265 #define BNX2_PORT_FEATURE_WOL_DEFAULT_ACPI	 0x20
7266 #define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI	 0x30
7267 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_MASK	 0xf
7268 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG	 0
7269 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10HALF	 1
7270 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10FULL	 2
7271 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3
7272 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4
7273 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000HALF	 5
7274 #define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000FULL	 6
7275 #define BNX2_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000	 0x40
7276 #define BNX2_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400
7277 #define BNX2_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP	 0x800
7278 
7279 #define BNX2_PORT_FEATURE_MBA			0xe0
7280 #define BNX2_PORT2_FEATURE_MBA			0x154
7281 #define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS	 0
7282 #define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK	 0x3
7283 #define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE	 0
7284 #define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL	 1
7285 #define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP	 2
7286 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS	 2
7287 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_MASK	 0x3c
7288 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG	 0
7289 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10HALF	 0x4
7290 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10FULL	 0x8
7291 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100HALF	 0xc
7292 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100FULL	 0x10
7293 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000HALF	 0x14
7294 #define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000FULL	 0x18
7295 #define BNX2_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE	 0x40
7296 #define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_S	 0
7297 #define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_B	 0x80
7298 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS	 8
7299 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK	 0xff00
7300 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED	 0
7301 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K	 0x100
7302 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K	 0x200
7303 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K	 0x300
7304 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K	 0x400
7305 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K	 0x500
7306 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K	 0x600
7307 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K	 0x700
7308 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K	 0x800
7309 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K	 0x900
7310 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K	 0xa00
7311 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M	 0xb00
7312 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M	 0xc00
7313 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M	 0xd00
7314 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M	 0xe00
7315 #define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M	 0xf00
7316 #define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS	 16
7317 #define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK	 0xf0000
7318 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS	 20
7319 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK	 0x300000
7320 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO	 0
7321 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS	 0x100000
7322 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H	 0x200000
7323 #define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H	 0x300000
7324 
7325 #define BNX2_PORT_FEATURE_IMD			0xe4
7326 #define BNX2_PORT2_FEATURE_IMD			0x158
7327 #define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT	 0
7328 #define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE	 1
7329 
7330 #define BNX2_PORT_FEATURE_VLAN			0xe8
7331 #define BNX2_PORT2_FEATURE_VLAN			0x15c
7332 #define BNX2_PORT_FEATURE_MBA_VLAN_TAG_MASK	 0xffff
7333 #define BNX2_PORT_FEATURE_MBA_VLAN_ENABLE	 0x10000
7334 
7335 #define BNX2_MFW_VER_PTR			0x00000014c
7336 
7337 #define BNX2_BC_STATE_RESET_TYPE		0x000001c0
7338 #define BNX2_BC_STATE_RESET_TYPE_SIG		 0x00005254
7339 #define BNX2_BC_STATE_RESET_TYPE_SIG_MASK	 0x0000ffff
7340 #define BNX2_BC_STATE_RESET_TYPE_NONE	 (BNX2_BC_STATE_RESET_TYPE_SIG | \
7341 					  0x00010000)
7342 #define BNX2_BC_STATE_RESET_TYPE_PCI	 (BNX2_BC_STATE_RESET_TYPE_SIG | \
7343 					  0x00020000)
7344 #define BNX2_BC_STATE_RESET_TYPE_VAUX	 (BNX2_BC_STATE_RESET_TYPE_SIG | \
7345 					  0x00030000)
7346 #define BNX2_BC_STATE_RESET_TYPE_DRV_MASK	 DRV_MSG_CODE
7347 #define BNX2_BC_STATE_RESET_TYPE_DRV_RESET (BNX2_BC_STATE_RESET_TYPE_SIG | \
7348 					    DRV_MSG_CODE_RESET)
7349 #define BNX2_BC_STATE_RESET_TYPE_DRV_UNLOAD (BNX2_BC_STATE_RESET_TYPE_SIG | \
7350 					     DRV_MSG_CODE_UNLOAD)
7351 #define BNX2_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BNX2_BC_STATE_RESET_TYPE_SIG | \
7352 					       DRV_MSG_CODE_SHUTDOWN)
7353 #define BNX2_BC_STATE_RESET_TYPE_DRV_WOL (BNX2_BC_STATE_RESET_TYPE_SIG | \
7354 					  DRV_MSG_CODE_WOL)
7355 #define BNX2_BC_STATE_RESET_TYPE_DRV_DIAG (BNX2_BC_STATE_RESET_TYPE_SIG | \
7356 					   DRV_MSG_CODE_DIAG)
7357 #define BNX2_BC_STATE_RESET_TYPE_VALUE(msg) (BNX2_BC_STATE_RESET_TYPE_SIG | \
7358 					     (msg))
7359 
7360 #define BNX2_BC_RESET_TYPE			0x000001c0
7361 
7362 #define BNX2_BC_STATE				0x000001c4
7363 #define BNX2_BC_STATE_ERR_MASK			 0x0000ff00
7364 #define BNX2_BC_STATE_SIGN			 0x42530000
7365 #define BNX2_BC_STATE_SIGN_MASK			 0xffff0000
7366 #define BNX2_BC_STATE_BC1_START			 (BNX2_BC_STATE_SIGN | 0x1)
7367 #define BNX2_BC_STATE_GET_NVM_CFG1		 (BNX2_BC_STATE_SIGN | 0x2)
7368 #define BNX2_BC_STATE_PROG_BAR			 (BNX2_BC_STATE_SIGN | 0x3)
7369 #define BNX2_BC_STATE_INIT_VID			 (BNX2_BC_STATE_SIGN | 0x4)
7370 #define BNX2_BC_STATE_GET_NVM_CFG2		 (BNX2_BC_STATE_SIGN | 0x5)
7371 #define BNX2_BC_STATE_APPLY_WKARND		 (BNX2_BC_STATE_SIGN | 0x6)
7372 #define BNX2_BC_STATE_LOAD_BC2			 (BNX2_BC_STATE_SIGN | 0x7)
7373 #define BNX2_BC_STATE_GOING_BC2			 (BNX2_BC_STATE_SIGN | 0x8)
7374 #define BNX2_BC_STATE_GOING_DIAG		 (BNX2_BC_STATE_SIGN | 0x9)
7375 #define BNX2_BC_STATE_RT_FINAL_INIT		 (BNX2_BC_STATE_SIGN | 0x81)
7376 #define BNX2_BC_STATE_RT_WKARND			 (BNX2_BC_STATE_SIGN | 0x82)
7377 #define BNX2_BC_STATE_RT_DRV_PULSE		 (BNX2_BC_STATE_SIGN | 0x83)
7378 #define BNX2_BC_STATE_RT_FIOEVTS		 (BNX2_BC_STATE_SIGN | 0x84)
7379 #define BNX2_BC_STATE_RT_DRV_CMD		 (BNX2_BC_STATE_SIGN | 0x85)
7380 #define BNX2_BC_STATE_RT_LOW_POWER		 (BNX2_BC_STATE_SIGN | 0x86)
7381 #define BNX2_BC_STATE_RT_SET_WOL		 (BNX2_BC_STATE_SIGN | 0x87)
7382 #define BNX2_BC_STATE_RT_OTHER_FW		 (BNX2_BC_STATE_SIGN | 0x88)
7383 #define BNX2_BC_STATE_RT_GOING_D3		 (BNX2_BC_STATE_SIGN | 0x89)
7384 #define BNX2_BC_STATE_ERR_BAD_VERSION		 (BNX2_BC_STATE_SIGN | 0x0100)
7385 #define BNX2_BC_STATE_ERR_BAD_BC2_CRC		 (BNX2_BC_STATE_SIGN | 0x0200)
7386 #define BNX2_BC_STATE_ERR_BC1_LOOP		 (BNX2_BC_STATE_SIGN | 0x0300)
7387 #define BNX2_BC_STATE_ERR_UNKNOWN_CMD		 (BNX2_BC_STATE_SIGN | 0x0400)
7388 #define BNX2_BC_STATE_ERR_DRV_DEAD		 (BNX2_BC_STATE_SIGN | 0x0500)
7389 #define BNX2_BC_STATE_ERR_NO_RXP		 (BNX2_BC_STATE_SIGN | 0x0600)
7390 #define BNX2_BC_STATE_ERR_TOO_MANY_RBUF		 (BNX2_BC_STATE_SIGN | 0x0700)
7391 
7392 #define BNX2_BC_STATE_CONDITION			0x000001c8
7393 #define BNX2_CONDITION_MFW_RUN_UNKNOWN		 0x00000000
7394 #define BNX2_CONDITION_MFW_RUN_IPMI		 0x00002000
7395 #define BNX2_CONDITION_MFW_RUN_UMP		 0x00004000
7396 #define BNX2_CONDITION_MFW_RUN_NCSI		 0x00006000
7397 #define BNX2_CONDITION_MFW_RUN_NONE		 0x0000e000
7398 #define BNX2_CONDITION_MFW_RUN_MASK		 0x0000e000
7399 
7400 #define BNX2_BC_STATE_DEBUG_CMD			0x1dc
7401 #define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE	 0x42440000
7402 #define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK	 0xffff0000
7403 #define BNX2_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK	 0xffff
7404 #define BNX2_BC_STATE_BC_DBG_CMD_LOOP_INFINITE	 0xffff
7405 
7406 #define BNX2_FW_EVT_CODE_MB			0x354
7407 #define BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT 0x00000000
7408 #define BNX2_FW_EVT_CODE_LINK_EVENT		 0x00000001
7409 
7410 #define BNX2_DRV_ACK_CAP_MB			0x364
7411 #define BNX2_DRV_ACK_CAP_SIGNATURE		 0x35450000
7412 #define BNX2_CAPABILITY_SIGNATURE_MASK		 0xFFFF0000
7413 
7414 #define BNX2_FW_CAP_MB				0x368
7415 #define BNX2_FW_CAP_SIGNATURE			 0xaa550000
7416 #define BNX2_FW_ACK_DRV_SIGNATURE		 0x52500000
7417 #define BNX2_FW_CAP_SIGNATURE_MASK		 0xffff0000
7418 #define BNX2_FW_CAP_REMOTE_PHY_CAPABLE		 0x00000001
7419 #define BNX2_FW_CAP_REMOTE_PHY_PRESENT		 0x00000002
7420 #define BNX2_FW_CAP_MFW_CAN_KEEP_VLAN		 0x00000008
7421 #define BNX2_FW_CAP_BC_CAN_KEEP_VLAN		 0x00000010
7422 #define BNX2_FW_CAP_CAN_KEEP_VLAN	(BNX2_FW_CAP_BC_CAN_KEEP_VLAN | \
7423 					 BNX2_FW_CAP_MFW_CAN_KEEP_VLAN)
7424 
7425 #define BNX2_RPHY_SIGNATURE			0x36c
7426 #define BNX2_RPHY_LOAD_SIGNATURE		 0x5a5a5a5a
7427 
7428 #define BNX2_RPHY_FLAGS				0x370
7429 #define BNX2_RPHY_SERDES_LINK			0x374
7430 #define BNX2_RPHY_COPPER_LINK			0x378
7431 
7432 #define BNX2_ISCSI_INITIATOR			0x3dc
7433 #define BNX2_ISCSI_INITIATOR_EN			 0x00080000
7434 
7435 #define BNX2_ISCSI_MAX_CONN			0x3e4
7436 #define BNX2_ISCSI_MAX_CONN_MASK		 0xffff0000
7437 #define BNX2_ISCSI_MAX_CONN_SHIFT		 16
7438 
7439 #define HOST_VIEW_SHMEM_BASE			0x167c00
7440 
7441 #define DP_SHMEM_LINE(bp, offset)					\
7442 	netdev_err(bp->dev, "DEBUG: %08x: %08x %08x %08x %08x\n",	\
7443 		   offset,						\
7444 		   bnx2_shmem_rd(bp, offset),				\
7445 		   bnx2_shmem_rd(bp, offset + 4),			\
7446 		   bnx2_shmem_rd(bp, offset + 8),			\
7447 		   bnx2_shmem_rd(bp, offset + 12))
7448 
7449 #endif
7450