1 /* b44.c: Broadcom 44xx/47xx Fast Ethernet device driver. 2 * 3 * Copyright (C) 2002 David S. Miller (davem@redhat.com) 4 * Copyright (C) 2004 Pekka Pietikainen (pp@ee.oulu.fi) 5 * Copyright (C) 2004 Florian Schirmer (jolt@tuxbox.org) 6 * Copyright (C) 2006 Felix Fietkau (nbd@openwrt.org) 7 * Copyright (C) 2006 Broadcom Corporation. 8 * Copyright (C) 2007 Michael Buesch <m@bues.ch> 9 * Copyright (C) 2013 Hauke Mehrtens <hauke@hauke-m.de> 10 * 11 * Distribute under GPL. 12 */ 13 14 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt 15 16 #include <linux/kernel.h> 17 #include <linux/module.h> 18 #include <linux/moduleparam.h> 19 #include <linux/types.h> 20 #include <linux/netdevice.h> 21 #include <linux/ethtool.h> 22 #include <linux/mii.h> 23 #include <linux/if_ether.h> 24 #include <linux/if_vlan.h> 25 #include <linux/etherdevice.h> 26 #include <linux/pci.h> 27 #include <linux/delay.h> 28 #include <linux/init.h> 29 #include <linux/interrupt.h> 30 #include <linux/dma-mapping.h> 31 #include <linux/ssb/ssb.h> 32 #include <linux/slab.h> 33 #include <linux/phy.h> 34 35 #include <asm/uaccess.h> 36 #include <asm/io.h> 37 #include <asm/irq.h> 38 39 40 #include "b44.h" 41 42 #define DRV_MODULE_NAME "b44" 43 #define DRV_MODULE_VERSION "2.0" 44 #define DRV_DESCRIPTION "Broadcom 44xx/47xx 10/100 PCI ethernet driver" 45 46 #define B44_DEF_MSG_ENABLE \ 47 (NETIF_MSG_DRV | \ 48 NETIF_MSG_PROBE | \ 49 NETIF_MSG_LINK | \ 50 NETIF_MSG_TIMER | \ 51 NETIF_MSG_IFDOWN | \ 52 NETIF_MSG_IFUP | \ 53 NETIF_MSG_RX_ERR | \ 54 NETIF_MSG_TX_ERR) 55 56 /* length of time before we decide the hardware is borked, 57 * and dev->tx_timeout() should be called to fix the problem 58 */ 59 #define B44_TX_TIMEOUT (5 * HZ) 60 61 /* hardware minimum and maximum for a single frame's data payload */ 62 #define B44_MIN_MTU 60 63 #define B44_MAX_MTU 1500 64 65 #define B44_RX_RING_SIZE 512 66 #define B44_DEF_RX_RING_PENDING 200 67 #define B44_RX_RING_BYTES (sizeof(struct dma_desc) * \ 68 B44_RX_RING_SIZE) 69 #define B44_TX_RING_SIZE 512 70 #define B44_DEF_TX_RING_PENDING (B44_TX_RING_SIZE - 1) 71 #define B44_TX_RING_BYTES (sizeof(struct dma_desc) * \ 72 B44_TX_RING_SIZE) 73 74 #define TX_RING_GAP(BP) \ 75 (B44_TX_RING_SIZE - (BP)->tx_pending) 76 #define TX_BUFFS_AVAIL(BP) \ 77 (((BP)->tx_cons <= (BP)->tx_prod) ? \ 78 (BP)->tx_cons + (BP)->tx_pending - (BP)->tx_prod : \ 79 (BP)->tx_cons - (BP)->tx_prod - TX_RING_GAP(BP)) 80 #define NEXT_TX(N) (((N) + 1) & (B44_TX_RING_SIZE - 1)) 81 82 #define RX_PKT_OFFSET (RX_HEADER_LEN + 2) 83 #define RX_PKT_BUF_SZ (1536 + RX_PKT_OFFSET) 84 85 /* minimum number of free TX descriptors required to wake up TX process */ 86 #define B44_TX_WAKEUP_THRESH (B44_TX_RING_SIZE / 4) 87 88 /* b44 internal pattern match filter info */ 89 #define B44_PATTERN_BASE 0x400 90 #define B44_PATTERN_SIZE 0x80 91 #define B44_PMASK_BASE 0x600 92 #define B44_PMASK_SIZE 0x10 93 #define B44_MAX_PATTERNS 16 94 #define B44_ETHIPV6UDP_HLEN 62 95 #define B44_ETHIPV4UDP_HLEN 42 96 97 MODULE_AUTHOR("Felix Fietkau, Florian Schirmer, Pekka Pietikainen, David S. Miller"); 98 MODULE_DESCRIPTION(DRV_DESCRIPTION); 99 MODULE_LICENSE("GPL"); 100 MODULE_VERSION(DRV_MODULE_VERSION); 101 102 static int b44_debug = -1; /* -1 == use B44_DEF_MSG_ENABLE as value */ 103 module_param(b44_debug, int, 0); 104 MODULE_PARM_DESC(b44_debug, "B44 bitmapped debugging message enable value"); 105 106 107 #ifdef CONFIG_B44_PCI 108 static const struct pci_device_id b44_pci_tbl[] = { 109 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401) }, 110 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B0) }, 111 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B1) }, 112 { 0 } /* terminate list with empty entry */ 113 }; 114 MODULE_DEVICE_TABLE(pci, b44_pci_tbl); 115 116 static struct pci_driver b44_pci_driver = { 117 .name = DRV_MODULE_NAME, 118 .id_table = b44_pci_tbl, 119 }; 120 #endif /* CONFIG_B44_PCI */ 121 122 static const struct ssb_device_id b44_ssb_tbl[] = { 123 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_ETHERNET, SSB_ANY_REV), 124 {}, 125 }; 126 MODULE_DEVICE_TABLE(ssb, b44_ssb_tbl); 127 128 static void b44_halt(struct b44 *); 129 static void b44_init_rings(struct b44 *); 130 131 #define B44_FULL_RESET 1 132 #define B44_FULL_RESET_SKIP_PHY 2 133 #define B44_PARTIAL_RESET 3 134 #define B44_CHIP_RESET_FULL 4 135 #define B44_CHIP_RESET_PARTIAL 5 136 137 static void b44_init_hw(struct b44 *, int); 138 139 static int dma_desc_sync_size; 140 static int instance; 141 142 static const char b44_gstrings[][ETH_GSTRING_LEN] = { 143 #define _B44(x...) # x, 144 B44_STAT_REG_DECLARE 145 #undef _B44 146 }; 147 148 static inline void b44_sync_dma_desc_for_device(struct ssb_device *sdev, 149 dma_addr_t dma_base, 150 unsigned long offset, 151 enum dma_data_direction dir) 152 { 153 dma_sync_single_for_device(sdev->dma_dev, dma_base + offset, 154 dma_desc_sync_size, dir); 155 } 156 157 static inline void b44_sync_dma_desc_for_cpu(struct ssb_device *sdev, 158 dma_addr_t dma_base, 159 unsigned long offset, 160 enum dma_data_direction dir) 161 { 162 dma_sync_single_for_cpu(sdev->dma_dev, dma_base + offset, 163 dma_desc_sync_size, dir); 164 } 165 166 static inline unsigned long br32(const struct b44 *bp, unsigned long reg) 167 { 168 return ssb_read32(bp->sdev, reg); 169 } 170 171 static inline void bw32(const struct b44 *bp, 172 unsigned long reg, unsigned long val) 173 { 174 ssb_write32(bp->sdev, reg, val); 175 } 176 177 static int b44_wait_bit(struct b44 *bp, unsigned long reg, 178 u32 bit, unsigned long timeout, const int clear) 179 { 180 unsigned long i; 181 182 for (i = 0; i < timeout; i++) { 183 u32 val = br32(bp, reg); 184 185 if (clear && !(val & bit)) 186 break; 187 if (!clear && (val & bit)) 188 break; 189 udelay(10); 190 } 191 if (i == timeout) { 192 if (net_ratelimit()) 193 netdev_err(bp->dev, "BUG! Timeout waiting for bit %08x of register %lx to %s\n", 194 bit, reg, clear ? "clear" : "set"); 195 196 return -ENODEV; 197 } 198 return 0; 199 } 200 201 static inline void __b44_cam_read(struct b44 *bp, unsigned char *data, int index) 202 { 203 u32 val; 204 205 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_READ | 206 (index << CAM_CTRL_INDEX_SHIFT))); 207 208 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1); 209 210 val = br32(bp, B44_CAM_DATA_LO); 211 212 data[2] = (val >> 24) & 0xFF; 213 data[3] = (val >> 16) & 0xFF; 214 data[4] = (val >> 8) & 0xFF; 215 data[5] = (val >> 0) & 0xFF; 216 217 val = br32(bp, B44_CAM_DATA_HI); 218 219 data[0] = (val >> 8) & 0xFF; 220 data[1] = (val >> 0) & 0xFF; 221 } 222 223 static inline void __b44_cam_write(struct b44 *bp, unsigned char *data, int index) 224 { 225 u32 val; 226 227 val = ((u32) data[2]) << 24; 228 val |= ((u32) data[3]) << 16; 229 val |= ((u32) data[4]) << 8; 230 val |= ((u32) data[5]) << 0; 231 bw32(bp, B44_CAM_DATA_LO, val); 232 val = (CAM_DATA_HI_VALID | 233 (((u32) data[0]) << 8) | 234 (((u32) data[1]) << 0)); 235 bw32(bp, B44_CAM_DATA_HI, val); 236 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_WRITE | 237 (index << CAM_CTRL_INDEX_SHIFT))); 238 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1); 239 } 240 241 static inline void __b44_disable_ints(struct b44 *bp) 242 { 243 bw32(bp, B44_IMASK, 0); 244 } 245 246 static void b44_disable_ints(struct b44 *bp) 247 { 248 __b44_disable_ints(bp); 249 250 /* Flush posted writes. */ 251 br32(bp, B44_IMASK); 252 } 253 254 static void b44_enable_ints(struct b44 *bp) 255 { 256 bw32(bp, B44_IMASK, bp->imask); 257 } 258 259 static int __b44_readphy(struct b44 *bp, int phy_addr, int reg, u32 *val) 260 { 261 int err; 262 263 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII); 264 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START | 265 (MDIO_OP_READ << MDIO_DATA_OP_SHIFT) | 266 (phy_addr << MDIO_DATA_PMD_SHIFT) | 267 (reg << MDIO_DATA_RA_SHIFT) | 268 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT))); 269 err = b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0); 270 *val = br32(bp, B44_MDIO_DATA) & MDIO_DATA_DATA; 271 272 return err; 273 } 274 275 static int __b44_writephy(struct b44 *bp, int phy_addr, int reg, u32 val) 276 { 277 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII); 278 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START | 279 (MDIO_OP_WRITE << MDIO_DATA_OP_SHIFT) | 280 (phy_addr << MDIO_DATA_PMD_SHIFT) | 281 (reg << MDIO_DATA_RA_SHIFT) | 282 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT) | 283 (val & MDIO_DATA_DATA))); 284 return b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0); 285 } 286 287 static inline int b44_readphy(struct b44 *bp, int reg, u32 *val) 288 { 289 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 290 return 0; 291 292 return __b44_readphy(bp, bp->phy_addr, reg, val); 293 } 294 295 static inline int b44_writephy(struct b44 *bp, int reg, u32 val) 296 { 297 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 298 return 0; 299 300 return __b44_writephy(bp, bp->phy_addr, reg, val); 301 } 302 303 /* miilib interface */ 304 static int b44_mdio_read_mii(struct net_device *dev, int phy_id, int location) 305 { 306 u32 val; 307 struct b44 *bp = netdev_priv(dev); 308 int rc = __b44_readphy(bp, phy_id, location, &val); 309 if (rc) 310 return 0xffffffff; 311 return val; 312 } 313 314 static void b44_mdio_write_mii(struct net_device *dev, int phy_id, int location, 315 int val) 316 { 317 struct b44 *bp = netdev_priv(dev); 318 __b44_writephy(bp, phy_id, location, val); 319 } 320 321 static int b44_mdio_read_phylib(struct mii_bus *bus, int phy_id, int location) 322 { 323 u32 val; 324 struct b44 *bp = bus->priv; 325 int rc = __b44_readphy(bp, phy_id, location, &val); 326 if (rc) 327 return 0xffffffff; 328 return val; 329 } 330 331 static int b44_mdio_write_phylib(struct mii_bus *bus, int phy_id, int location, 332 u16 val) 333 { 334 struct b44 *bp = bus->priv; 335 return __b44_writephy(bp, phy_id, location, val); 336 } 337 338 static int b44_phy_reset(struct b44 *bp) 339 { 340 u32 val; 341 int err; 342 343 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 344 return 0; 345 err = b44_writephy(bp, MII_BMCR, BMCR_RESET); 346 if (err) 347 return err; 348 udelay(100); 349 err = b44_readphy(bp, MII_BMCR, &val); 350 if (!err) { 351 if (val & BMCR_RESET) { 352 netdev_err(bp->dev, "PHY Reset would not complete\n"); 353 err = -ENODEV; 354 } 355 } 356 357 return err; 358 } 359 360 static void __b44_set_flow_ctrl(struct b44 *bp, u32 pause_flags) 361 { 362 u32 val; 363 364 bp->flags &= ~(B44_FLAG_TX_PAUSE | B44_FLAG_RX_PAUSE); 365 bp->flags |= pause_flags; 366 367 val = br32(bp, B44_RXCONFIG); 368 if (pause_flags & B44_FLAG_RX_PAUSE) 369 val |= RXCONFIG_FLOW; 370 else 371 val &= ~RXCONFIG_FLOW; 372 bw32(bp, B44_RXCONFIG, val); 373 374 val = br32(bp, B44_MAC_FLOW); 375 if (pause_flags & B44_FLAG_TX_PAUSE) 376 val |= (MAC_FLOW_PAUSE_ENAB | 377 (0xc0 & MAC_FLOW_RX_HI_WATER)); 378 else 379 val &= ~MAC_FLOW_PAUSE_ENAB; 380 bw32(bp, B44_MAC_FLOW, val); 381 } 382 383 static void b44_set_flow_ctrl(struct b44 *bp, u32 local, u32 remote) 384 { 385 u32 pause_enab = 0; 386 387 /* The driver supports only rx pause by default because 388 the b44 mac tx pause mechanism generates excessive 389 pause frames. 390 Use ethtool to turn on b44 tx pause if necessary. 391 */ 392 if ((local & ADVERTISE_PAUSE_CAP) && 393 (local & ADVERTISE_PAUSE_ASYM)){ 394 if ((remote & LPA_PAUSE_ASYM) && 395 !(remote & LPA_PAUSE_CAP)) 396 pause_enab |= B44_FLAG_RX_PAUSE; 397 } 398 399 __b44_set_flow_ctrl(bp, pause_enab); 400 } 401 402 #ifdef CONFIG_BCM47XX 403 #include <linux/bcm47xx_nvram.h> 404 static void b44_wap54g10_workaround(struct b44 *bp) 405 { 406 char buf[20]; 407 u32 val; 408 int err; 409 410 /* 411 * workaround for bad hardware design in Linksys WAP54G v1.0 412 * see https://dev.openwrt.org/ticket/146 413 * check and reset bit "isolate" 414 */ 415 if (bcm47xx_nvram_getenv("boardnum", buf, sizeof(buf)) < 0) 416 return; 417 if (simple_strtoul(buf, NULL, 0) == 2) { 418 err = __b44_readphy(bp, 0, MII_BMCR, &val); 419 if (err) 420 goto error; 421 if (!(val & BMCR_ISOLATE)) 422 return; 423 val &= ~BMCR_ISOLATE; 424 err = __b44_writephy(bp, 0, MII_BMCR, val); 425 if (err) 426 goto error; 427 } 428 return; 429 error: 430 pr_warn("PHY: cannot reset MII transceiver isolate bit\n"); 431 } 432 #else 433 static inline void b44_wap54g10_workaround(struct b44 *bp) 434 { 435 } 436 #endif 437 438 static int b44_setup_phy(struct b44 *bp) 439 { 440 u32 val; 441 int err; 442 443 b44_wap54g10_workaround(bp); 444 445 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 446 return 0; 447 if ((err = b44_readphy(bp, B44_MII_ALEDCTRL, &val)) != 0) 448 goto out; 449 if ((err = b44_writephy(bp, B44_MII_ALEDCTRL, 450 val & MII_ALEDCTRL_ALLMSK)) != 0) 451 goto out; 452 if ((err = b44_readphy(bp, B44_MII_TLEDCTRL, &val)) != 0) 453 goto out; 454 if ((err = b44_writephy(bp, B44_MII_TLEDCTRL, 455 val | MII_TLEDCTRL_ENABLE)) != 0) 456 goto out; 457 458 if (!(bp->flags & B44_FLAG_FORCE_LINK)) { 459 u32 adv = ADVERTISE_CSMA; 460 461 if (bp->flags & B44_FLAG_ADV_10HALF) 462 adv |= ADVERTISE_10HALF; 463 if (bp->flags & B44_FLAG_ADV_10FULL) 464 adv |= ADVERTISE_10FULL; 465 if (bp->flags & B44_FLAG_ADV_100HALF) 466 adv |= ADVERTISE_100HALF; 467 if (bp->flags & B44_FLAG_ADV_100FULL) 468 adv |= ADVERTISE_100FULL; 469 470 if (bp->flags & B44_FLAG_PAUSE_AUTO) 471 adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; 472 473 if ((err = b44_writephy(bp, MII_ADVERTISE, adv)) != 0) 474 goto out; 475 if ((err = b44_writephy(bp, MII_BMCR, (BMCR_ANENABLE | 476 BMCR_ANRESTART))) != 0) 477 goto out; 478 } else { 479 u32 bmcr; 480 481 if ((err = b44_readphy(bp, MII_BMCR, &bmcr)) != 0) 482 goto out; 483 bmcr &= ~(BMCR_FULLDPLX | BMCR_ANENABLE | BMCR_SPEED100); 484 if (bp->flags & B44_FLAG_100_BASE_T) 485 bmcr |= BMCR_SPEED100; 486 if (bp->flags & B44_FLAG_FULL_DUPLEX) 487 bmcr |= BMCR_FULLDPLX; 488 if ((err = b44_writephy(bp, MII_BMCR, bmcr)) != 0) 489 goto out; 490 491 /* Since we will not be negotiating there is no safe way 492 * to determine if the link partner supports flow control 493 * or not. So just disable it completely in this case. 494 */ 495 b44_set_flow_ctrl(bp, 0, 0); 496 } 497 498 out: 499 return err; 500 } 501 502 static void b44_stats_update(struct b44 *bp) 503 { 504 unsigned long reg; 505 u64 *val; 506 507 val = &bp->hw_stats.tx_good_octets; 508 u64_stats_update_begin(&bp->hw_stats.syncp); 509 510 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL) { 511 *val++ += br32(bp, reg); 512 } 513 514 /* Pad */ 515 reg += 8*4UL; 516 517 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL) { 518 *val++ += br32(bp, reg); 519 } 520 521 u64_stats_update_end(&bp->hw_stats.syncp); 522 } 523 524 static void b44_link_report(struct b44 *bp) 525 { 526 if (!netif_carrier_ok(bp->dev)) { 527 netdev_info(bp->dev, "Link is down\n"); 528 } else { 529 netdev_info(bp->dev, "Link is up at %d Mbps, %s duplex\n", 530 (bp->flags & B44_FLAG_100_BASE_T) ? 100 : 10, 531 (bp->flags & B44_FLAG_FULL_DUPLEX) ? "full" : "half"); 532 533 netdev_info(bp->dev, "Flow control is %s for TX and %s for RX\n", 534 (bp->flags & B44_FLAG_TX_PAUSE) ? "on" : "off", 535 (bp->flags & B44_FLAG_RX_PAUSE) ? "on" : "off"); 536 } 537 } 538 539 static void b44_check_phy(struct b44 *bp) 540 { 541 u32 bmsr, aux; 542 543 if (bp->flags & B44_FLAG_EXTERNAL_PHY) { 544 bp->flags |= B44_FLAG_100_BASE_T; 545 if (!netif_carrier_ok(bp->dev)) { 546 u32 val = br32(bp, B44_TX_CTRL); 547 if (bp->flags & B44_FLAG_FULL_DUPLEX) 548 val |= TX_CTRL_DUPLEX; 549 else 550 val &= ~TX_CTRL_DUPLEX; 551 bw32(bp, B44_TX_CTRL, val); 552 netif_carrier_on(bp->dev); 553 b44_link_report(bp); 554 } 555 return; 556 } 557 558 if (!b44_readphy(bp, MII_BMSR, &bmsr) && 559 !b44_readphy(bp, B44_MII_AUXCTRL, &aux) && 560 (bmsr != 0xffff)) { 561 if (aux & MII_AUXCTRL_SPEED) 562 bp->flags |= B44_FLAG_100_BASE_T; 563 else 564 bp->flags &= ~B44_FLAG_100_BASE_T; 565 if (aux & MII_AUXCTRL_DUPLEX) 566 bp->flags |= B44_FLAG_FULL_DUPLEX; 567 else 568 bp->flags &= ~B44_FLAG_FULL_DUPLEX; 569 570 if (!netif_carrier_ok(bp->dev) && 571 (bmsr & BMSR_LSTATUS)) { 572 u32 val = br32(bp, B44_TX_CTRL); 573 u32 local_adv, remote_adv; 574 575 if (bp->flags & B44_FLAG_FULL_DUPLEX) 576 val |= TX_CTRL_DUPLEX; 577 else 578 val &= ~TX_CTRL_DUPLEX; 579 bw32(bp, B44_TX_CTRL, val); 580 581 if (!(bp->flags & B44_FLAG_FORCE_LINK) && 582 !b44_readphy(bp, MII_ADVERTISE, &local_adv) && 583 !b44_readphy(bp, MII_LPA, &remote_adv)) 584 b44_set_flow_ctrl(bp, local_adv, remote_adv); 585 586 /* Link now up */ 587 netif_carrier_on(bp->dev); 588 b44_link_report(bp); 589 } else if (netif_carrier_ok(bp->dev) && !(bmsr & BMSR_LSTATUS)) { 590 /* Link now down */ 591 netif_carrier_off(bp->dev); 592 b44_link_report(bp); 593 } 594 595 if (bmsr & BMSR_RFAULT) 596 netdev_warn(bp->dev, "Remote fault detected in PHY\n"); 597 if (bmsr & BMSR_JCD) 598 netdev_warn(bp->dev, "Jabber detected in PHY\n"); 599 } 600 } 601 602 static void b44_timer(unsigned long __opaque) 603 { 604 struct b44 *bp = (struct b44 *) __opaque; 605 606 spin_lock_irq(&bp->lock); 607 608 b44_check_phy(bp); 609 610 b44_stats_update(bp); 611 612 spin_unlock_irq(&bp->lock); 613 614 mod_timer(&bp->timer, round_jiffies(jiffies + HZ)); 615 } 616 617 static void b44_tx(struct b44 *bp) 618 { 619 u32 cur, cons; 620 unsigned bytes_compl = 0, pkts_compl = 0; 621 622 cur = br32(bp, B44_DMATX_STAT) & DMATX_STAT_CDMASK; 623 cur /= sizeof(struct dma_desc); 624 625 /* XXX needs updating when NETIF_F_SG is supported */ 626 for (cons = bp->tx_cons; cons != cur; cons = NEXT_TX(cons)) { 627 struct ring_info *rp = &bp->tx_buffers[cons]; 628 struct sk_buff *skb = rp->skb; 629 630 BUG_ON(skb == NULL); 631 632 dma_unmap_single(bp->sdev->dma_dev, 633 rp->mapping, 634 skb->len, 635 DMA_TO_DEVICE); 636 rp->skb = NULL; 637 638 bytes_compl += skb->len; 639 pkts_compl++; 640 641 dev_kfree_skb_irq(skb); 642 } 643 644 netdev_completed_queue(bp->dev, pkts_compl, bytes_compl); 645 bp->tx_cons = cons; 646 if (netif_queue_stopped(bp->dev) && 647 TX_BUFFS_AVAIL(bp) > B44_TX_WAKEUP_THRESH) 648 netif_wake_queue(bp->dev); 649 650 bw32(bp, B44_GPTIMER, 0); 651 } 652 653 /* Works like this. This chip writes a 'struct rx_header" 30 bytes 654 * before the DMA address you give it. So we allocate 30 more bytes 655 * for the RX buffer, DMA map all of it, skb_reserve the 30 bytes, then 656 * point the chip at 30 bytes past where the rx_header will go. 657 */ 658 static int b44_alloc_rx_skb(struct b44 *bp, int src_idx, u32 dest_idx_unmasked) 659 { 660 struct dma_desc *dp; 661 struct ring_info *src_map, *map; 662 struct rx_header *rh; 663 struct sk_buff *skb; 664 dma_addr_t mapping; 665 int dest_idx; 666 u32 ctrl; 667 668 src_map = NULL; 669 if (src_idx >= 0) 670 src_map = &bp->rx_buffers[src_idx]; 671 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1); 672 map = &bp->rx_buffers[dest_idx]; 673 skb = netdev_alloc_skb(bp->dev, RX_PKT_BUF_SZ); 674 if (skb == NULL) 675 return -ENOMEM; 676 677 mapping = dma_map_single(bp->sdev->dma_dev, skb->data, 678 RX_PKT_BUF_SZ, 679 DMA_FROM_DEVICE); 680 681 /* Hardware bug work-around, the chip is unable to do PCI DMA 682 to/from anything above 1GB :-( */ 683 if (dma_mapping_error(bp->sdev->dma_dev, mapping) || 684 mapping + RX_PKT_BUF_SZ > DMA_BIT_MASK(30)) { 685 /* Sigh... */ 686 if (!dma_mapping_error(bp->sdev->dma_dev, mapping)) 687 dma_unmap_single(bp->sdev->dma_dev, mapping, 688 RX_PKT_BUF_SZ, DMA_FROM_DEVICE); 689 dev_kfree_skb_any(skb); 690 skb = alloc_skb(RX_PKT_BUF_SZ, GFP_ATOMIC | GFP_DMA); 691 if (skb == NULL) 692 return -ENOMEM; 693 mapping = dma_map_single(bp->sdev->dma_dev, skb->data, 694 RX_PKT_BUF_SZ, 695 DMA_FROM_DEVICE); 696 if (dma_mapping_error(bp->sdev->dma_dev, mapping) || 697 mapping + RX_PKT_BUF_SZ > DMA_BIT_MASK(30)) { 698 if (!dma_mapping_error(bp->sdev->dma_dev, mapping)) 699 dma_unmap_single(bp->sdev->dma_dev, mapping, RX_PKT_BUF_SZ,DMA_FROM_DEVICE); 700 dev_kfree_skb_any(skb); 701 return -ENOMEM; 702 } 703 bp->force_copybreak = 1; 704 } 705 706 rh = (struct rx_header *) skb->data; 707 708 rh->len = 0; 709 rh->flags = 0; 710 711 map->skb = skb; 712 map->mapping = mapping; 713 714 if (src_map != NULL) 715 src_map->skb = NULL; 716 717 ctrl = (DESC_CTRL_LEN & RX_PKT_BUF_SZ); 718 if (dest_idx == (B44_RX_RING_SIZE - 1)) 719 ctrl |= DESC_CTRL_EOT; 720 721 dp = &bp->rx_ring[dest_idx]; 722 dp->ctrl = cpu_to_le32(ctrl); 723 dp->addr = cpu_to_le32((u32) mapping + bp->dma_offset); 724 725 if (bp->flags & B44_FLAG_RX_RING_HACK) 726 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma, 727 dest_idx * sizeof(*dp), 728 DMA_BIDIRECTIONAL); 729 730 return RX_PKT_BUF_SZ; 731 } 732 733 static void b44_recycle_rx(struct b44 *bp, int src_idx, u32 dest_idx_unmasked) 734 { 735 struct dma_desc *src_desc, *dest_desc; 736 struct ring_info *src_map, *dest_map; 737 struct rx_header *rh; 738 int dest_idx; 739 __le32 ctrl; 740 741 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1); 742 dest_desc = &bp->rx_ring[dest_idx]; 743 dest_map = &bp->rx_buffers[dest_idx]; 744 src_desc = &bp->rx_ring[src_idx]; 745 src_map = &bp->rx_buffers[src_idx]; 746 747 dest_map->skb = src_map->skb; 748 rh = (struct rx_header *) src_map->skb->data; 749 rh->len = 0; 750 rh->flags = 0; 751 dest_map->mapping = src_map->mapping; 752 753 if (bp->flags & B44_FLAG_RX_RING_HACK) 754 b44_sync_dma_desc_for_cpu(bp->sdev, bp->rx_ring_dma, 755 src_idx * sizeof(*src_desc), 756 DMA_BIDIRECTIONAL); 757 758 ctrl = src_desc->ctrl; 759 if (dest_idx == (B44_RX_RING_SIZE - 1)) 760 ctrl |= cpu_to_le32(DESC_CTRL_EOT); 761 else 762 ctrl &= cpu_to_le32(~DESC_CTRL_EOT); 763 764 dest_desc->ctrl = ctrl; 765 dest_desc->addr = src_desc->addr; 766 767 src_map->skb = NULL; 768 769 if (bp->flags & B44_FLAG_RX_RING_HACK) 770 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma, 771 dest_idx * sizeof(*dest_desc), 772 DMA_BIDIRECTIONAL); 773 774 dma_sync_single_for_device(bp->sdev->dma_dev, dest_map->mapping, 775 RX_PKT_BUF_SZ, 776 DMA_FROM_DEVICE); 777 } 778 779 static int b44_rx(struct b44 *bp, int budget) 780 { 781 int received; 782 u32 cons, prod; 783 784 received = 0; 785 prod = br32(bp, B44_DMARX_STAT) & DMARX_STAT_CDMASK; 786 prod /= sizeof(struct dma_desc); 787 cons = bp->rx_cons; 788 789 while (cons != prod && budget > 0) { 790 struct ring_info *rp = &bp->rx_buffers[cons]; 791 struct sk_buff *skb = rp->skb; 792 dma_addr_t map = rp->mapping; 793 struct rx_header *rh; 794 u16 len; 795 796 dma_sync_single_for_cpu(bp->sdev->dma_dev, map, 797 RX_PKT_BUF_SZ, 798 DMA_FROM_DEVICE); 799 rh = (struct rx_header *) skb->data; 800 len = le16_to_cpu(rh->len); 801 if ((len > (RX_PKT_BUF_SZ - RX_PKT_OFFSET)) || 802 (rh->flags & cpu_to_le16(RX_FLAG_ERRORS))) { 803 drop_it: 804 b44_recycle_rx(bp, cons, bp->rx_prod); 805 drop_it_no_recycle: 806 bp->dev->stats.rx_dropped++; 807 goto next_pkt; 808 } 809 810 if (len == 0) { 811 int i = 0; 812 813 do { 814 udelay(2); 815 barrier(); 816 len = le16_to_cpu(rh->len); 817 } while (len == 0 && i++ < 5); 818 if (len == 0) 819 goto drop_it; 820 } 821 822 /* Omit CRC. */ 823 len -= 4; 824 825 if (!bp->force_copybreak && len > RX_COPY_THRESHOLD) { 826 int skb_size; 827 skb_size = b44_alloc_rx_skb(bp, cons, bp->rx_prod); 828 if (skb_size < 0) 829 goto drop_it; 830 dma_unmap_single(bp->sdev->dma_dev, map, 831 skb_size, DMA_FROM_DEVICE); 832 /* Leave out rx_header */ 833 skb_put(skb, len + RX_PKT_OFFSET); 834 skb_pull(skb, RX_PKT_OFFSET); 835 } else { 836 struct sk_buff *copy_skb; 837 838 b44_recycle_rx(bp, cons, bp->rx_prod); 839 copy_skb = napi_alloc_skb(&bp->napi, len); 840 if (copy_skb == NULL) 841 goto drop_it_no_recycle; 842 843 skb_put(copy_skb, len); 844 /* DMA sync done above, copy just the actual packet */ 845 skb_copy_from_linear_data_offset(skb, RX_PKT_OFFSET, 846 copy_skb->data, len); 847 skb = copy_skb; 848 } 849 skb_checksum_none_assert(skb); 850 skb->protocol = eth_type_trans(skb, bp->dev); 851 netif_receive_skb(skb); 852 received++; 853 budget--; 854 next_pkt: 855 bp->rx_prod = (bp->rx_prod + 1) & 856 (B44_RX_RING_SIZE - 1); 857 cons = (cons + 1) & (B44_RX_RING_SIZE - 1); 858 } 859 860 bp->rx_cons = cons; 861 bw32(bp, B44_DMARX_PTR, cons * sizeof(struct dma_desc)); 862 863 return received; 864 } 865 866 static int b44_poll(struct napi_struct *napi, int budget) 867 { 868 struct b44 *bp = container_of(napi, struct b44, napi); 869 int work_done; 870 unsigned long flags; 871 872 spin_lock_irqsave(&bp->lock, flags); 873 874 if (bp->istat & (ISTAT_TX | ISTAT_TO)) { 875 /* spin_lock(&bp->tx_lock); */ 876 b44_tx(bp); 877 /* spin_unlock(&bp->tx_lock); */ 878 } 879 if (bp->istat & ISTAT_RFO) { /* fast recovery, in ~20msec */ 880 bp->istat &= ~ISTAT_RFO; 881 b44_disable_ints(bp); 882 ssb_device_enable(bp->sdev, 0); /* resets ISTAT_RFO */ 883 b44_init_rings(bp); 884 b44_init_hw(bp, B44_FULL_RESET_SKIP_PHY); 885 netif_wake_queue(bp->dev); 886 } 887 888 spin_unlock_irqrestore(&bp->lock, flags); 889 890 work_done = 0; 891 if (bp->istat & ISTAT_RX) 892 work_done += b44_rx(bp, budget); 893 894 if (bp->istat & ISTAT_ERRORS) { 895 spin_lock_irqsave(&bp->lock, flags); 896 b44_halt(bp); 897 b44_init_rings(bp); 898 b44_init_hw(bp, B44_FULL_RESET_SKIP_PHY); 899 netif_wake_queue(bp->dev); 900 spin_unlock_irqrestore(&bp->lock, flags); 901 work_done = 0; 902 } 903 904 if (work_done < budget) { 905 napi_complete(napi); 906 b44_enable_ints(bp); 907 } 908 909 return work_done; 910 } 911 912 static irqreturn_t b44_interrupt(int irq, void *dev_id) 913 { 914 struct net_device *dev = dev_id; 915 struct b44 *bp = netdev_priv(dev); 916 u32 istat, imask; 917 int handled = 0; 918 919 spin_lock(&bp->lock); 920 921 istat = br32(bp, B44_ISTAT); 922 imask = br32(bp, B44_IMASK); 923 924 /* The interrupt mask register controls which interrupt bits 925 * will actually raise an interrupt to the CPU when set by hw/firmware, 926 * but doesn't mask off the bits. 927 */ 928 istat &= imask; 929 if (istat) { 930 handled = 1; 931 932 if (unlikely(!netif_running(dev))) { 933 netdev_info(dev, "late interrupt\n"); 934 goto irq_ack; 935 } 936 937 if (napi_schedule_prep(&bp->napi)) { 938 /* NOTE: These writes are posted by the readback of 939 * the ISTAT register below. 940 */ 941 bp->istat = istat; 942 __b44_disable_ints(bp); 943 __napi_schedule(&bp->napi); 944 } 945 946 irq_ack: 947 bw32(bp, B44_ISTAT, istat); 948 br32(bp, B44_ISTAT); 949 } 950 spin_unlock(&bp->lock); 951 return IRQ_RETVAL(handled); 952 } 953 954 static void b44_tx_timeout(struct net_device *dev) 955 { 956 struct b44 *bp = netdev_priv(dev); 957 958 netdev_err(dev, "transmit timed out, resetting\n"); 959 960 spin_lock_irq(&bp->lock); 961 962 b44_halt(bp); 963 b44_init_rings(bp); 964 b44_init_hw(bp, B44_FULL_RESET); 965 966 spin_unlock_irq(&bp->lock); 967 968 b44_enable_ints(bp); 969 970 netif_wake_queue(dev); 971 } 972 973 static netdev_tx_t b44_start_xmit(struct sk_buff *skb, struct net_device *dev) 974 { 975 struct b44 *bp = netdev_priv(dev); 976 int rc = NETDEV_TX_OK; 977 dma_addr_t mapping; 978 u32 len, entry, ctrl; 979 unsigned long flags; 980 981 len = skb->len; 982 spin_lock_irqsave(&bp->lock, flags); 983 984 /* This is a hard error, log it. */ 985 if (unlikely(TX_BUFFS_AVAIL(bp) < 1)) { 986 netif_stop_queue(dev); 987 netdev_err(dev, "BUG! Tx Ring full when queue awake!\n"); 988 goto err_out; 989 } 990 991 mapping = dma_map_single(bp->sdev->dma_dev, skb->data, len, DMA_TO_DEVICE); 992 if (dma_mapping_error(bp->sdev->dma_dev, mapping) || mapping + len > DMA_BIT_MASK(30)) { 993 struct sk_buff *bounce_skb; 994 995 /* Chip can't handle DMA to/from >1GB, use bounce buffer */ 996 if (!dma_mapping_error(bp->sdev->dma_dev, mapping)) 997 dma_unmap_single(bp->sdev->dma_dev, mapping, len, 998 DMA_TO_DEVICE); 999 1000 bounce_skb = alloc_skb(len, GFP_ATOMIC | GFP_DMA); 1001 if (!bounce_skb) 1002 goto err_out; 1003 1004 mapping = dma_map_single(bp->sdev->dma_dev, bounce_skb->data, 1005 len, DMA_TO_DEVICE); 1006 if (dma_mapping_error(bp->sdev->dma_dev, mapping) || mapping + len > DMA_BIT_MASK(30)) { 1007 if (!dma_mapping_error(bp->sdev->dma_dev, mapping)) 1008 dma_unmap_single(bp->sdev->dma_dev, mapping, 1009 len, DMA_TO_DEVICE); 1010 dev_kfree_skb_any(bounce_skb); 1011 goto err_out; 1012 } 1013 1014 skb_copy_from_linear_data(skb, skb_put(bounce_skb, len), len); 1015 dev_kfree_skb_any(skb); 1016 skb = bounce_skb; 1017 } 1018 1019 entry = bp->tx_prod; 1020 bp->tx_buffers[entry].skb = skb; 1021 bp->tx_buffers[entry].mapping = mapping; 1022 1023 ctrl = (len & DESC_CTRL_LEN); 1024 ctrl |= DESC_CTRL_IOC | DESC_CTRL_SOF | DESC_CTRL_EOF; 1025 if (entry == (B44_TX_RING_SIZE - 1)) 1026 ctrl |= DESC_CTRL_EOT; 1027 1028 bp->tx_ring[entry].ctrl = cpu_to_le32(ctrl); 1029 bp->tx_ring[entry].addr = cpu_to_le32((u32) mapping+bp->dma_offset); 1030 1031 if (bp->flags & B44_FLAG_TX_RING_HACK) 1032 b44_sync_dma_desc_for_device(bp->sdev, bp->tx_ring_dma, 1033 entry * sizeof(bp->tx_ring[0]), 1034 DMA_TO_DEVICE); 1035 1036 entry = NEXT_TX(entry); 1037 1038 bp->tx_prod = entry; 1039 1040 wmb(); 1041 1042 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc)); 1043 if (bp->flags & B44_FLAG_BUGGY_TXPTR) 1044 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc)); 1045 if (bp->flags & B44_FLAG_REORDER_BUG) 1046 br32(bp, B44_DMATX_PTR); 1047 1048 netdev_sent_queue(dev, skb->len); 1049 1050 if (TX_BUFFS_AVAIL(bp) < 1) 1051 netif_stop_queue(dev); 1052 1053 out_unlock: 1054 spin_unlock_irqrestore(&bp->lock, flags); 1055 1056 return rc; 1057 1058 err_out: 1059 rc = NETDEV_TX_BUSY; 1060 goto out_unlock; 1061 } 1062 1063 static int b44_change_mtu(struct net_device *dev, int new_mtu) 1064 { 1065 struct b44 *bp = netdev_priv(dev); 1066 1067 if (new_mtu < B44_MIN_MTU || new_mtu > B44_MAX_MTU) 1068 return -EINVAL; 1069 1070 if (!netif_running(dev)) { 1071 /* We'll just catch it later when the 1072 * device is up'd. 1073 */ 1074 dev->mtu = new_mtu; 1075 return 0; 1076 } 1077 1078 spin_lock_irq(&bp->lock); 1079 b44_halt(bp); 1080 dev->mtu = new_mtu; 1081 b44_init_rings(bp); 1082 b44_init_hw(bp, B44_FULL_RESET); 1083 spin_unlock_irq(&bp->lock); 1084 1085 b44_enable_ints(bp); 1086 1087 return 0; 1088 } 1089 1090 /* Free up pending packets in all rx/tx rings. 1091 * 1092 * The chip has been shut down and the driver detached from 1093 * the networking, so no interrupts or new tx packets will 1094 * end up in the driver. bp->lock is not held and we are not 1095 * in an interrupt context and thus may sleep. 1096 */ 1097 static void b44_free_rings(struct b44 *bp) 1098 { 1099 struct ring_info *rp; 1100 int i; 1101 1102 for (i = 0; i < B44_RX_RING_SIZE; i++) { 1103 rp = &bp->rx_buffers[i]; 1104 1105 if (rp->skb == NULL) 1106 continue; 1107 dma_unmap_single(bp->sdev->dma_dev, rp->mapping, RX_PKT_BUF_SZ, 1108 DMA_FROM_DEVICE); 1109 dev_kfree_skb_any(rp->skb); 1110 rp->skb = NULL; 1111 } 1112 1113 /* XXX needs changes once NETIF_F_SG is set... */ 1114 for (i = 0; i < B44_TX_RING_SIZE; i++) { 1115 rp = &bp->tx_buffers[i]; 1116 1117 if (rp->skb == NULL) 1118 continue; 1119 dma_unmap_single(bp->sdev->dma_dev, rp->mapping, rp->skb->len, 1120 DMA_TO_DEVICE); 1121 dev_kfree_skb_any(rp->skb); 1122 rp->skb = NULL; 1123 } 1124 } 1125 1126 /* Initialize tx/rx rings for packet processing. 1127 * 1128 * The chip has been shut down and the driver detached from 1129 * the networking, so no interrupts or new tx packets will 1130 * end up in the driver. 1131 */ 1132 static void b44_init_rings(struct b44 *bp) 1133 { 1134 int i; 1135 1136 b44_free_rings(bp); 1137 1138 memset(bp->rx_ring, 0, B44_RX_RING_BYTES); 1139 memset(bp->tx_ring, 0, B44_TX_RING_BYTES); 1140 1141 if (bp->flags & B44_FLAG_RX_RING_HACK) 1142 dma_sync_single_for_device(bp->sdev->dma_dev, bp->rx_ring_dma, 1143 DMA_TABLE_BYTES, DMA_BIDIRECTIONAL); 1144 1145 if (bp->flags & B44_FLAG_TX_RING_HACK) 1146 dma_sync_single_for_device(bp->sdev->dma_dev, bp->tx_ring_dma, 1147 DMA_TABLE_BYTES, DMA_TO_DEVICE); 1148 1149 for (i = 0; i < bp->rx_pending; i++) { 1150 if (b44_alloc_rx_skb(bp, -1, i) < 0) 1151 break; 1152 } 1153 } 1154 1155 /* 1156 * Must not be invoked with interrupt sources disabled and 1157 * the hardware shutdown down. 1158 */ 1159 static void b44_free_consistent(struct b44 *bp) 1160 { 1161 kfree(bp->rx_buffers); 1162 bp->rx_buffers = NULL; 1163 kfree(bp->tx_buffers); 1164 bp->tx_buffers = NULL; 1165 if (bp->rx_ring) { 1166 if (bp->flags & B44_FLAG_RX_RING_HACK) { 1167 dma_unmap_single(bp->sdev->dma_dev, bp->rx_ring_dma, 1168 DMA_TABLE_BYTES, DMA_BIDIRECTIONAL); 1169 kfree(bp->rx_ring); 1170 } else 1171 dma_free_coherent(bp->sdev->dma_dev, DMA_TABLE_BYTES, 1172 bp->rx_ring, bp->rx_ring_dma); 1173 bp->rx_ring = NULL; 1174 bp->flags &= ~B44_FLAG_RX_RING_HACK; 1175 } 1176 if (bp->tx_ring) { 1177 if (bp->flags & B44_FLAG_TX_RING_HACK) { 1178 dma_unmap_single(bp->sdev->dma_dev, bp->tx_ring_dma, 1179 DMA_TABLE_BYTES, DMA_TO_DEVICE); 1180 kfree(bp->tx_ring); 1181 } else 1182 dma_free_coherent(bp->sdev->dma_dev, DMA_TABLE_BYTES, 1183 bp->tx_ring, bp->tx_ring_dma); 1184 bp->tx_ring = NULL; 1185 bp->flags &= ~B44_FLAG_TX_RING_HACK; 1186 } 1187 } 1188 1189 /* 1190 * Must not be invoked with interrupt sources disabled and 1191 * the hardware shutdown down. Can sleep. 1192 */ 1193 static int b44_alloc_consistent(struct b44 *bp, gfp_t gfp) 1194 { 1195 int size; 1196 1197 size = B44_RX_RING_SIZE * sizeof(struct ring_info); 1198 bp->rx_buffers = kzalloc(size, gfp); 1199 if (!bp->rx_buffers) 1200 goto out_err; 1201 1202 size = B44_TX_RING_SIZE * sizeof(struct ring_info); 1203 bp->tx_buffers = kzalloc(size, gfp); 1204 if (!bp->tx_buffers) 1205 goto out_err; 1206 1207 size = DMA_TABLE_BYTES; 1208 bp->rx_ring = dma_alloc_coherent(bp->sdev->dma_dev, size, 1209 &bp->rx_ring_dma, gfp); 1210 if (!bp->rx_ring) { 1211 /* Allocation may have failed due to pci_alloc_consistent 1212 insisting on use of GFP_DMA, which is more restrictive 1213 than necessary... */ 1214 struct dma_desc *rx_ring; 1215 dma_addr_t rx_ring_dma; 1216 1217 rx_ring = kzalloc(size, gfp); 1218 if (!rx_ring) 1219 goto out_err; 1220 1221 rx_ring_dma = dma_map_single(bp->sdev->dma_dev, rx_ring, 1222 DMA_TABLE_BYTES, 1223 DMA_BIDIRECTIONAL); 1224 1225 if (dma_mapping_error(bp->sdev->dma_dev, rx_ring_dma) || 1226 rx_ring_dma + size > DMA_BIT_MASK(30)) { 1227 kfree(rx_ring); 1228 goto out_err; 1229 } 1230 1231 bp->rx_ring = rx_ring; 1232 bp->rx_ring_dma = rx_ring_dma; 1233 bp->flags |= B44_FLAG_RX_RING_HACK; 1234 } 1235 1236 bp->tx_ring = dma_alloc_coherent(bp->sdev->dma_dev, size, 1237 &bp->tx_ring_dma, gfp); 1238 if (!bp->tx_ring) { 1239 /* Allocation may have failed due to ssb_dma_alloc_consistent 1240 insisting on use of GFP_DMA, which is more restrictive 1241 than necessary... */ 1242 struct dma_desc *tx_ring; 1243 dma_addr_t tx_ring_dma; 1244 1245 tx_ring = kzalloc(size, gfp); 1246 if (!tx_ring) 1247 goto out_err; 1248 1249 tx_ring_dma = dma_map_single(bp->sdev->dma_dev, tx_ring, 1250 DMA_TABLE_BYTES, 1251 DMA_TO_DEVICE); 1252 1253 if (dma_mapping_error(bp->sdev->dma_dev, tx_ring_dma) || 1254 tx_ring_dma + size > DMA_BIT_MASK(30)) { 1255 kfree(tx_ring); 1256 goto out_err; 1257 } 1258 1259 bp->tx_ring = tx_ring; 1260 bp->tx_ring_dma = tx_ring_dma; 1261 bp->flags |= B44_FLAG_TX_RING_HACK; 1262 } 1263 1264 return 0; 1265 1266 out_err: 1267 b44_free_consistent(bp); 1268 return -ENOMEM; 1269 } 1270 1271 /* bp->lock is held. */ 1272 static void b44_clear_stats(struct b44 *bp) 1273 { 1274 unsigned long reg; 1275 1276 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ); 1277 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL) 1278 br32(bp, reg); 1279 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL) 1280 br32(bp, reg); 1281 } 1282 1283 /* bp->lock is held. */ 1284 static void b44_chip_reset(struct b44 *bp, int reset_kind) 1285 { 1286 struct ssb_device *sdev = bp->sdev; 1287 bool was_enabled; 1288 1289 was_enabled = ssb_device_is_enabled(bp->sdev); 1290 1291 ssb_device_enable(bp->sdev, 0); 1292 ssb_pcicore_dev_irqvecs_enable(&sdev->bus->pcicore, sdev); 1293 1294 if (was_enabled) { 1295 bw32(bp, B44_RCV_LAZY, 0); 1296 bw32(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE); 1297 b44_wait_bit(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE, 200, 1); 1298 bw32(bp, B44_DMATX_CTRL, 0); 1299 bp->tx_prod = bp->tx_cons = 0; 1300 if (br32(bp, B44_DMARX_STAT) & DMARX_STAT_EMASK) { 1301 b44_wait_bit(bp, B44_DMARX_STAT, DMARX_STAT_SIDLE, 1302 100, 0); 1303 } 1304 bw32(bp, B44_DMARX_CTRL, 0); 1305 bp->rx_prod = bp->rx_cons = 0; 1306 } 1307 1308 b44_clear_stats(bp); 1309 1310 /* 1311 * Don't enable PHY if we are doing a partial reset 1312 * we are probably going to power down 1313 */ 1314 if (reset_kind == B44_CHIP_RESET_PARTIAL) 1315 return; 1316 1317 switch (sdev->bus->bustype) { 1318 case SSB_BUSTYPE_SSB: 1319 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE | 1320 (DIV_ROUND_CLOSEST(ssb_clockspeed(sdev->bus), 1321 B44_MDC_RATIO) 1322 & MDIO_CTRL_MAXF_MASK))); 1323 break; 1324 case SSB_BUSTYPE_PCI: 1325 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE | 1326 (0x0d & MDIO_CTRL_MAXF_MASK))); 1327 break; 1328 case SSB_BUSTYPE_PCMCIA: 1329 case SSB_BUSTYPE_SDIO: 1330 WARN_ON(1); /* A device with this bus does not exist. */ 1331 break; 1332 } 1333 1334 br32(bp, B44_MDIO_CTRL); 1335 1336 if (!(br32(bp, B44_DEVCTRL) & DEVCTRL_IPP)) { 1337 bw32(bp, B44_ENET_CTRL, ENET_CTRL_EPSEL); 1338 br32(bp, B44_ENET_CTRL); 1339 bp->flags |= B44_FLAG_EXTERNAL_PHY; 1340 } else { 1341 u32 val = br32(bp, B44_DEVCTRL); 1342 1343 if (val & DEVCTRL_EPR) { 1344 bw32(bp, B44_DEVCTRL, (val & ~DEVCTRL_EPR)); 1345 br32(bp, B44_DEVCTRL); 1346 udelay(100); 1347 } 1348 bp->flags &= ~B44_FLAG_EXTERNAL_PHY; 1349 } 1350 } 1351 1352 /* bp->lock is held. */ 1353 static void b44_halt(struct b44 *bp) 1354 { 1355 b44_disable_ints(bp); 1356 /* reset PHY */ 1357 b44_phy_reset(bp); 1358 /* power down PHY */ 1359 netdev_info(bp->dev, "powering down PHY\n"); 1360 bw32(bp, B44_MAC_CTRL, MAC_CTRL_PHY_PDOWN); 1361 /* now reset the chip, but without enabling the MAC&PHY 1362 * part of it. This has to be done _after_ we shut down the PHY */ 1363 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 1364 b44_chip_reset(bp, B44_CHIP_RESET_FULL); 1365 else 1366 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL); 1367 } 1368 1369 /* bp->lock is held. */ 1370 static void __b44_set_mac_addr(struct b44 *bp) 1371 { 1372 bw32(bp, B44_CAM_CTRL, 0); 1373 if (!(bp->dev->flags & IFF_PROMISC)) { 1374 u32 val; 1375 1376 __b44_cam_write(bp, bp->dev->dev_addr, 0); 1377 val = br32(bp, B44_CAM_CTRL); 1378 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE); 1379 } 1380 } 1381 1382 static int b44_set_mac_addr(struct net_device *dev, void *p) 1383 { 1384 struct b44 *bp = netdev_priv(dev); 1385 struct sockaddr *addr = p; 1386 u32 val; 1387 1388 if (netif_running(dev)) 1389 return -EBUSY; 1390 1391 if (!is_valid_ether_addr(addr->sa_data)) 1392 return -EINVAL; 1393 1394 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); 1395 1396 spin_lock_irq(&bp->lock); 1397 1398 val = br32(bp, B44_RXCONFIG); 1399 if (!(val & RXCONFIG_CAM_ABSENT)) 1400 __b44_set_mac_addr(bp); 1401 1402 spin_unlock_irq(&bp->lock); 1403 1404 return 0; 1405 } 1406 1407 /* Called at device open time to get the chip ready for 1408 * packet processing. Invoked with bp->lock held. 1409 */ 1410 static void __b44_set_rx_mode(struct net_device *); 1411 static void b44_init_hw(struct b44 *bp, int reset_kind) 1412 { 1413 u32 val; 1414 1415 b44_chip_reset(bp, B44_CHIP_RESET_FULL); 1416 if (reset_kind == B44_FULL_RESET) { 1417 b44_phy_reset(bp); 1418 b44_setup_phy(bp); 1419 } 1420 1421 /* Enable CRC32, set proper LED modes and power on PHY */ 1422 bw32(bp, B44_MAC_CTRL, MAC_CTRL_CRC32_ENAB | MAC_CTRL_PHY_LEDCTRL); 1423 bw32(bp, B44_RCV_LAZY, (1 << RCV_LAZY_FC_SHIFT)); 1424 1425 /* This sets the MAC address too. */ 1426 __b44_set_rx_mode(bp->dev); 1427 1428 /* MTU + eth header + possible VLAN tag + struct rx_header */ 1429 bw32(bp, B44_RXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN); 1430 bw32(bp, B44_TXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN); 1431 1432 bw32(bp, B44_TX_WMARK, 56); /* XXX magic */ 1433 if (reset_kind == B44_PARTIAL_RESET) { 1434 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE | 1435 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT))); 1436 } else { 1437 bw32(bp, B44_DMATX_CTRL, DMATX_CTRL_ENABLE); 1438 bw32(bp, B44_DMATX_ADDR, bp->tx_ring_dma + bp->dma_offset); 1439 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE | 1440 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT))); 1441 bw32(bp, B44_DMARX_ADDR, bp->rx_ring_dma + bp->dma_offset); 1442 1443 bw32(bp, B44_DMARX_PTR, bp->rx_pending); 1444 bp->rx_prod = bp->rx_pending; 1445 1446 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ); 1447 } 1448 1449 val = br32(bp, B44_ENET_CTRL); 1450 bw32(bp, B44_ENET_CTRL, (val | ENET_CTRL_ENABLE)); 1451 1452 netdev_reset_queue(bp->dev); 1453 } 1454 1455 static int b44_open(struct net_device *dev) 1456 { 1457 struct b44 *bp = netdev_priv(dev); 1458 int err; 1459 1460 err = b44_alloc_consistent(bp, GFP_KERNEL); 1461 if (err) 1462 goto out; 1463 1464 napi_enable(&bp->napi); 1465 1466 b44_init_rings(bp); 1467 b44_init_hw(bp, B44_FULL_RESET); 1468 1469 b44_check_phy(bp); 1470 1471 err = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev); 1472 if (unlikely(err < 0)) { 1473 napi_disable(&bp->napi); 1474 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL); 1475 b44_free_rings(bp); 1476 b44_free_consistent(bp); 1477 goto out; 1478 } 1479 1480 init_timer(&bp->timer); 1481 bp->timer.expires = jiffies + HZ; 1482 bp->timer.data = (unsigned long) bp; 1483 bp->timer.function = b44_timer; 1484 add_timer(&bp->timer); 1485 1486 b44_enable_ints(bp); 1487 1488 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 1489 phy_start(dev->phydev); 1490 1491 netif_start_queue(dev); 1492 out: 1493 return err; 1494 } 1495 1496 #ifdef CONFIG_NET_POLL_CONTROLLER 1497 /* 1498 * Polling receive - used by netconsole and other diagnostic tools 1499 * to allow network i/o with interrupts disabled. 1500 */ 1501 static void b44_poll_controller(struct net_device *dev) 1502 { 1503 disable_irq(dev->irq); 1504 b44_interrupt(dev->irq, dev); 1505 enable_irq(dev->irq); 1506 } 1507 #endif 1508 1509 static void bwfilter_table(struct b44 *bp, u8 *pp, u32 bytes, u32 table_offset) 1510 { 1511 u32 i; 1512 u32 *pattern = (u32 *) pp; 1513 1514 for (i = 0; i < bytes; i += sizeof(u32)) { 1515 bw32(bp, B44_FILT_ADDR, table_offset + i); 1516 bw32(bp, B44_FILT_DATA, pattern[i / sizeof(u32)]); 1517 } 1518 } 1519 1520 static int b44_magic_pattern(u8 *macaddr, u8 *ppattern, u8 *pmask, int offset) 1521 { 1522 int magicsync = 6; 1523 int k, j, len = offset; 1524 int ethaddr_bytes = ETH_ALEN; 1525 1526 memset(ppattern + offset, 0xff, magicsync); 1527 for (j = 0; j < magicsync; j++) 1528 set_bit(len++, (unsigned long *) pmask); 1529 1530 for (j = 0; j < B44_MAX_PATTERNS; j++) { 1531 if ((B44_PATTERN_SIZE - len) >= ETH_ALEN) 1532 ethaddr_bytes = ETH_ALEN; 1533 else 1534 ethaddr_bytes = B44_PATTERN_SIZE - len; 1535 if (ethaddr_bytes <=0) 1536 break; 1537 for (k = 0; k< ethaddr_bytes; k++) { 1538 ppattern[offset + magicsync + 1539 (j * ETH_ALEN) + k] = macaddr[k]; 1540 set_bit(len++, (unsigned long *) pmask); 1541 } 1542 } 1543 return len - 1; 1544 } 1545 1546 /* Setup magic packet patterns in the b44 WOL 1547 * pattern matching filter. 1548 */ 1549 static void b44_setup_pseudo_magicp(struct b44 *bp) 1550 { 1551 1552 u32 val; 1553 int plen0, plen1, plen2; 1554 u8 *pwol_pattern; 1555 u8 pwol_mask[B44_PMASK_SIZE]; 1556 1557 pwol_pattern = kzalloc(B44_PATTERN_SIZE, GFP_KERNEL); 1558 if (!pwol_pattern) 1559 return; 1560 1561 /* Ipv4 magic packet pattern - pattern 0.*/ 1562 memset(pwol_mask, 0, B44_PMASK_SIZE); 1563 plen0 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask, 1564 B44_ETHIPV4UDP_HLEN); 1565 1566 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE, B44_PATTERN_BASE); 1567 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE, B44_PMASK_BASE); 1568 1569 /* Raw ethernet II magic packet pattern - pattern 1 */ 1570 memset(pwol_pattern, 0, B44_PATTERN_SIZE); 1571 memset(pwol_mask, 0, B44_PMASK_SIZE); 1572 plen1 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask, 1573 ETH_HLEN); 1574 1575 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE, 1576 B44_PATTERN_BASE + B44_PATTERN_SIZE); 1577 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE, 1578 B44_PMASK_BASE + B44_PMASK_SIZE); 1579 1580 /* Ipv6 magic packet pattern - pattern 2 */ 1581 memset(pwol_pattern, 0, B44_PATTERN_SIZE); 1582 memset(pwol_mask, 0, B44_PMASK_SIZE); 1583 plen2 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask, 1584 B44_ETHIPV6UDP_HLEN); 1585 1586 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE, 1587 B44_PATTERN_BASE + B44_PATTERN_SIZE + B44_PATTERN_SIZE); 1588 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE, 1589 B44_PMASK_BASE + B44_PMASK_SIZE + B44_PMASK_SIZE); 1590 1591 kfree(pwol_pattern); 1592 1593 /* set these pattern's lengths: one less than each real length */ 1594 val = plen0 | (plen1 << 8) | (plen2 << 16) | WKUP_LEN_ENABLE_THREE; 1595 bw32(bp, B44_WKUP_LEN, val); 1596 1597 /* enable wakeup pattern matching */ 1598 val = br32(bp, B44_DEVCTRL); 1599 bw32(bp, B44_DEVCTRL, val | DEVCTRL_PFE); 1600 1601 } 1602 1603 #ifdef CONFIG_B44_PCI 1604 static void b44_setup_wol_pci(struct b44 *bp) 1605 { 1606 u16 val; 1607 1608 if (bp->sdev->bus->bustype != SSB_BUSTYPE_SSB) { 1609 bw32(bp, SSB_TMSLOW, br32(bp, SSB_TMSLOW) | SSB_TMSLOW_PE); 1610 pci_read_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, &val); 1611 pci_write_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, val | SSB_PE); 1612 } 1613 } 1614 #else 1615 static inline void b44_setup_wol_pci(struct b44 *bp) { } 1616 #endif /* CONFIG_B44_PCI */ 1617 1618 static void b44_setup_wol(struct b44 *bp) 1619 { 1620 u32 val; 1621 1622 bw32(bp, B44_RXCONFIG, RXCONFIG_ALLMULTI); 1623 1624 if (bp->flags & B44_FLAG_B0_ANDLATER) { 1625 1626 bw32(bp, B44_WKUP_LEN, WKUP_LEN_DISABLE); 1627 1628 val = bp->dev->dev_addr[2] << 24 | 1629 bp->dev->dev_addr[3] << 16 | 1630 bp->dev->dev_addr[4] << 8 | 1631 bp->dev->dev_addr[5]; 1632 bw32(bp, B44_ADDR_LO, val); 1633 1634 val = bp->dev->dev_addr[0] << 8 | 1635 bp->dev->dev_addr[1]; 1636 bw32(bp, B44_ADDR_HI, val); 1637 1638 val = br32(bp, B44_DEVCTRL); 1639 bw32(bp, B44_DEVCTRL, val | DEVCTRL_MPM | DEVCTRL_PFE); 1640 1641 } else { 1642 b44_setup_pseudo_magicp(bp); 1643 } 1644 b44_setup_wol_pci(bp); 1645 } 1646 1647 static int b44_close(struct net_device *dev) 1648 { 1649 struct b44 *bp = netdev_priv(dev); 1650 1651 netif_stop_queue(dev); 1652 1653 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 1654 phy_stop(dev->phydev); 1655 1656 napi_disable(&bp->napi); 1657 1658 del_timer_sync(&bp->timer); 1659 1660 spin_lock_irq(&bp->lock); 1661 1662 b44_halt(bp); 1663 b44_free_rings(bp); 1664 netif_carrier_off(dev); 1665 1666 spin_unlock_irq(&bp->lock); 1667 1668 free_irq(dev->irq, dev); 1669 1670 if (bp->flags & B44_FLAG_WOL_ENABLE) { 1671 b44_init_hw(bp, B44_PARTIAL_RESET); 1672 b44_setup_wol(bp); 1673 } 1674 1675 b44_free_consistent(bp); 1676 1677 return 0; 1678 } 1679 1680 static struct rtnl_link_stats64 *b44_get_stats64(struct net_device *dev, 1681 struct rtnl_link_stats64 *nstat) 1682 { 1683 struct b44 *bp = netdev_priv(dev); 1684 struct b44_hw_stats *hwstat = &bp->hw_stats; 1685 unsigned int start; 1686 1687 do { 1688 start = u64_stats_fetch_begin_irq(&hwstat->syncp); 1689 1690 /* Convert HW stats into rtnl_link_stats64 stats. */ 1691 nstat->rx_packets = hwstat->rx_pkts; 1692 nstat->tx_packets = hwstat->tx_pkts; 1693 nstat->rx_bytes = hwstat->rx_octets; 1694 nstat->tx_bytes = hwstat->tx_octets; 1695 nstat->tx_errors = (hwstat->tx_jabber_pkts + 1696 hwstat->tx_oversize_pkts + 1697 hwstat->tx_underruns + 1698 hwstat->tx_excessive_cols + 1699 hwstat->tx_late_cols); 1700 nstat->multicast = hwstat->rx_multicast_pkts; 1701 nstat->collisions = hwstat->tx_total_cols; 1702 1703 nstat->rx_length_errors = (hwstat->rx_oversize_pkts + 1704 hwstat->rx_undersize); 1705 nstat->rx_over_errors = hwstat->rx_missed_pkts; 1706 nstat->rx_frame_errors = hwstat->rx_align_errs; 1707 nstat->rx_crc_errors = hwstat->rx_crc_errs; 1708 nstat->rx_errors = (hwstat->rx_jabber_pkts + 1709 hwstat->rx_oversize_pkts + 1710 hwstat->rx_missed_pkts + 1711 hwstat->rx_crc_align_errs + 1712 hwstat->rx_undersize + 1713 hwstat->rx_crc_errs + 1714 hwstat->rx_align_errs + 1715 hwstat->rx_symbol_errs); 1716 1717 nstat->tx_aborted_errors = hwstat->tx_underruns; 1718 #if 0 1719 /* Carrier lost counter seems to be broken for some devices */ 1720 nstat->tx_carrier_errors = hwstat->tx_carrier_lost; 1721 #endif 1722 } while (u64_stats_fetch_retry_irq(&hwstat->syncp, start)); 1723 1724 return nstat; 1725 } 1726 1727 static int __b44_load_mcast(struct b44 *bp, struct net_device *dev) 1728 { 1729 struct netdev_hw_addr *ha; 1730 int i, num_ents; 1731 1732 num_ents = min_t(int, netdev_mc_count(dev), B44_MCAST_TABLE_SIZE); 1733 i = 0; 1734 netdev_for_each_mc_addr(ha, dev) { 1735 if (i == num_ents) 1736 break; 1737 __b44_cam_write(bp, ha->addr, i++ + 1); 1738 } 1739 return i+1; 1740 } 1741 1742 static void __b44_set_rx_mode(struct net_device *dev) 1743 { 1744 struct b44 *bp = netdev_priv(dev); 1745 u32 val; 1746 1747 val = br32(bp, B44_RXCONFIG); 1748 val &= ~(RXCONFIG_PROMISC | RXCONFIG_ALLMULTI); 1749 if ((dev->flags & IFF_PROMISC) || (val & RXCONFIG_CAM_ABSENT)) { 1750 val |= RXCONFIG_PROMISC; 1751 bw32(bp, B44_RXCONFIG, val); 1752 } else { 1753 unsigned char zero[6] = {0, 0, 0, 0, 0, 0}; 1754 int i = 1; 1755 1756 __b44_set_mac_addr(bp); 1757 1758 if ((dev->flags & IFF_ALLMULTI) || 1759 (netdev_mc_count(dev) > B44_MCAST_TABLE_SIZE)) 1760 val |= RXCONFIG_ALLMULTI; 1761 else 1762 i = __b44_load_mcast(bp, dev); 1763 1764 for (; i < 64; i++) 1765 __b44_cam_write(bp, zero, i); 1766 1767 bw32(bp, B44_RXCONFIG, val); 1768 val = br32(bp, B44_CAM_CTRL); 1769 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE); 1770 } 1771 } 1772 1773 static void b44_set_rx_mode(struct net_device *dev) 1774 { 1775 struct b44 *bp = netdev_priv(dev); 1776 1777 spin_lock_irq(&bp->lock); 1778 __b44_set_rx_mode(dev); 1779 spin_unlock_irq(&bp->lock); 1780 } 1781 1782 static u32 b44_get_msglevel(struct net_device *dev) 1783 { 1784 struct b44 *bp = netdev_priv(dev); 1785 return bp->msg_enable; 1786 } 1787 1788 static void b44_set_msglevel(struct net_device *dev, u32 value) 1789 { 1790 struct b44 *bp = netdev_priv(dev); 1791 bp->msg_enable = value; 1792 } 1793 1794 static void b44_get_drvinfo (struct net_device *dev, struct ethtool_drvinfo *info) 1795 { 1796 struct b44 *bp = netdev_priv(dev); 1797 struct ssb_bus *bus = bp->sdev->bus; 1798 1799 strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver)); 1800 strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version)); 1801 switch (bus->bustype) { 1802 case SSB_BUSTYPE_PCI: 1803 strlcpy(info->bus_info, pci_name(bus->host_pci), sizeof(info->bus_info)); 1804 break; 1805 case SSB_BUSTYPE_SSB: 1806 strlcpy(info->bus_info, "SSB", sizeof(info->bus_info)); 1807 break; 1808 case SSB_BUSTYPE_PCMCIA: 1809 case SSB_BUSTYPE_SDIO: 1810 WARN_ON(1); /* A device with this bus does not exist. */ 1811 break; 1812 } 1813 } 1814 1815 static int b44_nway_reset(struct net_device *dev) 1816 { 1817 struct b44 *bp = netdev_priv(dev); 1818 u32 bmcr; 1819 int r; 1820 1821 spin_lock_irq(&bp->lock); 1822 b44_readphy(bp, MII_BMCR, &bmcr); 1823 b44_readphy(bp, MII_BMCR, &bmcr); 1824 r = -EINVAL; 1825 if (bmcr & BMCR_ANENABLE) { 1826 b44_writephy(bp, MII_BMCR, 1827 bmcr | BMCR_ANRESTART); 1828 r = 0; 1829 } 1830 spin_unlock_irq(&bp->lock); 1831 1832 return r; 1833 } 1834 1835 static int b44_get_link_ksettings(struct net_device *dev, 1836 struct ethtool_link_ksettings *cmd) 1837 { 1838 struct b44 *bp = netdev_priv(dev); 1839 u32 supported, advertising; 1840 1841 if (bp->flags & B44_FLAG_EXTERNAL_PHY) { 1842 BUG_ON(!dev->phydev); 1843 return phy_ethtool_ksettings_get(dev->phydev, cmd); 1844 } 1845 1846 supported = (SUPPORTED_Autoneg); 1847 supported |= (SUPPORTED_100baseT_Half | 1848 SUPPORTED_100baseT_Full | 1849 SUPPORTED_10baseT_Half | 1850 SUPPORTED_10baseT_Full | 1851 SUPPORTED_MII); 1852 1853 advertising = 0; 1854 if (bp->flags & B44_FLAG_ADV_10HALF) 1855 advertising |= ADVERTISED_10baseT_Half; 1856 if (bp->flags & B44_FLAG_ADV_10FULL) 1857 advertising |= ADVERTISED_10baseT_Full; 1858 if (bp->flags & B44_FLAG_ADV_100HALF) 1859 advertising |= ADVERTISED_100baseT_Half; 1860 if (bp->flags & B44_FLAG_ADV_100FULL) 1861 advertising |= ADVERTISED_100baseT_Full; 1862 advertising |= ADVERTISED_Pause | ADVERTISED_Asym_Pause; 1863 cmd->base.speed = (bp->flags & B44_FLAG_100_BASE_T) ? 1864 SPEED_100 : SPEED_10; 1865 cmd->base.duplex = (bp->flags & B44_FLAG_FULL_DUPLEX) ? 1866 DUPLEX_FULL : DUPLEX_HALF; 1867 cmd->base.port = 0; 1868 cmd->base.phy_address = bp->phy_addr; 1869 cmd->base.autoneg = (bp->flags & B44_FLAG_FORCE_LINK) ? 1870 AUTONEG_DISABLE : AUTONEG_ENABLE; 1871 if (cmd->base.autoneg == AUTONEG_ENABLE) 1872 advertising |= ADVERTISED_Autoneg; 1873 1874 ethtool_convert_legacy_u32_to_link_mode(cmd->link_modes.supported, 1875 supported); 1876 ethtool_convert_legacy_u32_to_link_mode(cmd->link_modes.advertising, 1877 advertising); 1878 1879 if (!netif_running(dev)){ 1880 cmd->base.speed = 0; 1881 cmd->base.duplex = 0xff; 1882 } 1883 1884 return 0; 1885 } 1886 1887 static int b44_set_link_ksettings(struct net_device *dev, 1888 const struct ethtool_link_ksettings *cmd) 1889 { 1890 struct b44 *bp = netdev_priv(dev); 1891 u32 speed; 1892 int ret; 1893 u32 advertising; 1894 1895 if (bp->flags & B44_FLAG_EXTERNAL_PHY) { 1896 BUG_ON(!dev->phydev); 1897 spin_lock_irq(&bp->lock); 1898 if (netif_running(dev)) 1899 b44_setup_phy(bp); 1900 1901 ret = phy_ethtool_ksettings_set(dev->phydev, cmd); 1902 1903 spin_unlock_irq(&bp->lock); 1904 1905 return ret; 1906 } 1907 1908 speed = cmd->base.speed; 1909 1910 ethtool_convert_link_mode_to_legacy_u32(&advertising, 1911 cmd->link_modes.advertising); 1912 1913 /* We do not support gigabit. */ 1914 if (cmd->base.autoneg == AUTONEG_ENABLE) { 1915 if (advertising & 1916 (ADVERTISED_1000baseT_Half | 1917 ADVERTISED_1000baseT_Full)) 1918 return -EINVAL; 1919 } else if ((speed != SPEED_100 && 1920 speed != SPEED_10) || 1921 (cmd->base.duplex != DUPLEX_HALF && 1922 cmd->base.duplex != DUPLEX_FULL)) { 1923 return -EINVAL; 1924 } 1925 1926 spin_lock_irq(&bp->lock); 1927 1928 if (cmd->base.autoneg == AUTONEG_ENABLE) { 1929 bp->flags &= ~(B44_FLAG_FORCE_LINK | 1930 B44_FLAG_100_BASE_T | 1931 B44_FLAG_FULL_DUPLEX | 1932 B44_FLAG_ADV_10HALF | 1933 B44_FLAG_ADV_10FULL | 1934 B44_FLAG_ADV_100HALF | 1935 B44_FLAG_ADV_100FULL); 1936 if (advertising == 0) { 1937 bp->flags |= (B44_FLAG_ADV_10HALF | 1938 B44_FLAG_ADV_10FULL | 1939 B44_FLAG_ADV_100HALF | 1940 B44_FLAG_ADV_100FULL); 1941 } else { 1942 if (advertising & ADVERTISED_10baseT_Half) 1943 bp->flags |= B44_FLAG_ADV_10HALF; 1944 if (advertising & ADVERTISED_10baseT_Full) 1945 bp->flags |= B44_FLAG_ADV_10FULL; 1946 if (advertising & ADVERTISED_100baseT_Half) 1947 bp->flags |= B44_FLAG_ADV_100HALF; 1948 if (advertising & ADVERTISED_100baseT_Full) 1949 bp->flags |= B44_FLAG_ADV_100FULL; 1950 } 1951 } else { 1952 bp->flags |= B44_FLAG_FORCE_LINK; 1953 bp->flags &= ~(B44_FLAG_100_BASE_T | B44_FLAG_FULL_DUPLEX); 1954 if (speed == SPEED_100) 1955 bp->flags |= B44_FLAG_100_BASE_T; 1956 if (cmd->base.duplex == DUPLEX_FULL) 1957 bp->flags |= B44_FLAG_FULL_DUPLEX; 1958 } 1959 1960 if (netif_running(dev)) 1961 b44_setup_phy(bp); 1962 1963 spin_unlock_irq(&bp->lock); 1964 1965 return 0; 1966 } 1967 1968 static void b44_get_ringparam(struct net_device *dev, 1969 struct ethtool_ringparam *ering) 1970 { 1971 struct b44 *bp = netdev_priv(dev); 1972 1973 ering->rx_max_pending = B44_RX_RING_SIZE - 1; 1974 ering->rx_pending = bp->rx_pending; 1975 1976 /* XXX ethtool lacks a tx_max_pending, oops... */ 1977 } 1978 1979 static int b44_set_ringparam(struct net_device *dev, 1980 struct ethtool_ringparam *ering) 1981 { 1982 struct b44 *bp = netdev_priv(dev); 1983 1984 if ((ering->rx_pending > B44_RX_RING_SIZE - 1) || 1985 (ering->rx_mini_pending != 0) || 1986 (ering->rx_jumbo_pending != 0) || 1987 (ering->tx_pending > B44_TX_RING_SIZE - 1)) 1988 return -EINVAL; 1989 1990 spin_lock_irq(&bp->lock); 1991 1992 bp->rx_pending = ering->rx_pending; 1993 bp->tx_pending = ering->tx_pending; 1994 1995 b44_halt(bp); 1996 b44_init_rings(bp); 1997 b44_init_hw(bp, B44_FULL_RESET); 1998 netif_wake_queue(bp->dev); 1999 spin_unlock_irq(&bp->lock); 2000 2001 b44_enable_ints(bp); 2002 2003 return 0; 2004 } 2005 2006 static void b44_get_pauseparam(struct net_device *dev, 2007 struct ethtool_pauseparam *epause) 2008 { 2009 struct b44 *bp = netdev_priv(dev); 2010 2011 epause->autoneg = 2012 (bp->flags & B44_FLAG_PAUSE_AUTO) != 0; 2013 epause->rx_pause = 2014 (bp->flags & B44_FLAG_RX_PAUSE) != 0; 2015 epause->tx_pause = 2016 (bp->flags & B44_FLAG_TX_PAUSE) != 0; 2017 } 2018 2019 static int b44_set_pauseparam(struct net_device *dev, 2020 struct ethtool_pauseparam *epause) 2021 { 2022 struct b44 *bp = netdev_priv(dev); 2023 2024 spin_lock_irq(&bp->lock); 2025 if (epause->autoneg) 2026 bp->flags |= B44_FLAG_PAUSE_AUTO; 2027 else 2028 bp->flags &= ~B44_FLAG_PAUSE_AUTO; 2029 if (epause->rx_pause) 2030 bp->flags |= B44_FLAG_RX_PAUSE; 2031 else 2032 bp->flags &= ~B44_FLAG_RX_PAUSE; 2033 if (epause->tx_pause) 2034 bp->flags |= B44_FLAG_TX_PAUSE; 2035 else 2036 bp->flags &= ~B44_FLAG_TX_PAUSE; 2037 if (bp->flags & B44_FLAG_PAUSE_AUTO) { 2038 b44_halt(bp); 2039 b44_init_rings(bp); 2040 b44_init_hw(bp, B44_FULL_RESET); 2041 } else { 2042 __b44_set_flow_ctrl(bp, bp->flags); 2043 } 2044 spin_unlock_irq(&bp->lock); 2045 2046 b44_enable_ints(bp); 2047 2048 return 0; 2049 } 2050 2051 static void b44_get_strings(struct net_device *dev, u32 stringset, u8 *data) 2052 { 2053 switch(stringset) { 2054 case ETH_SS_STATS: 2055 memcpy(data, *b44_gstrings, sizeof(b44_gstrings)); 2056 break; 2057 } 2058 } 2059 2060 static int b44_get_sset_count(struct net_device *dev, int sset) 2061 { 2062 switch (sset) { 2063 case ETH_SS_STATS: 2064 return ARRAY_SIZE(b44_gstrings); 2065 default: 2066 return -EOPNOTSUPP; 2067 } 2068 } 2069 2070 static void b44_get_ethtool_stats(struct net_device *dev, 2071 struct ethtool_stats *stats, u64 *data) 2072 { 2073 struct b44 *bp = netdev_priv(dev); 2074 struct b44_hw_stats *hwstat = &bp->hw_stats; 2075 u64 *data_src, *data_dst; 2076 unsigned int start; 2077 u32 i; 2078 2079 spin_lock_irq(&bp->lock); 2080 b44_stats_update(bp); 2081 spin_unlock_irq(&bp->lock); 2082 2083 do { 2084 data_src = &hwstat->tx_good_octets; 2085 data_dst = data; 2086 start = u64_stats_fetch_begin_irq(&hwstat->syncp); 2087 2088 for (i = 0; i < ARRAY_SIZE(b44_gstrings); i++) 2089 *data_dst++ = *data_src++; 2090 2091 } while (u64_stats_fetch_retry_irq(&hwstat->syncp, start)); 2092 } 2093 2094 static void b44_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) 2095 { 2096 struct b44 *bp = netdev_priv(dev); 2097 2098 wol->supported = WAKE_MAGIC; 2099 if (bp->flags & B44_FLAG_WOL_ENABLE) 2100 wol->wolopts = WAKE_MAGIC; 2101 else 2102 wol->wolopts = 0; 2103 memset(&wol->sopass, 0, sizeof(wol->sopass)); 2104 } 2105 2106 static int b44_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) 2107 { 2108 struct b44 *bp = netdev_priv(dev); 2109 2110 spin_lock_irq(&bp->lock); 2111 if (wol->wolopts & WAKE_MAGIC) 2112 bp->flags |= B44_FLAG_WOL_ENABLE; 2113 else 2114 bp->flags &= ~B44_FLAG_WOL_ENABLE; 2115 spin_unlock_irq(&bp->lock); 2116 2117 device_set_wakeup_enable(bp->sdev->dev, wol->wolopts & WAKE_MAGIC); 2118 return 0; 2119 } 2120 2121 static const struct ethtool_ops b44_ethtool_ops = { 2122 .get_drvinfo = b44_get_drvinfo, 2123 .nway_reset = b44_nway_reset, 2124 .get_link = ethtool_op_get_link, 2125 .get_wol = b44_get_wol, 2126 .set_wol = b44_set_wol, 2127 .get_ringparam = b44_get_ringparam, 2128 .set_ringparam = b44_set_ringparam, 2129 .get_pauseparam = b44_get_pauseparam, 2130 .set_pauseparam = b44_set_pauseparam, 2131 .get_msglevel = b44_get_msglevel, 2132 .set_msglevel = b44_set_msglevel, 2133 .get_strings = b44_get_strings, 2134 .get_sset_count = b44_get_sset_count, 2135 .get_ethtool_stats = b44_get_ethtool_stats, 2136 .get_link_ksettings = b44_get_link_ksettings, 2137 .set_link_ksettings = b44_set_link_ksettings, 2138 }; 2139 2140 static int b44_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) 2141 { 2142 struct b44 *bp = netdev_priv(dev); 2143 int err = -EINVAL; 2144 2145 if (!netif_running(dev)) 2146 goto out; 2147 2148 spin_lock_irq(&bp->lock); 2149 if (bp->flags & B44_FLAG_EXTERNAL_PHY) { 2150 BUG_ON(!dev->phydev); 2151 err = phy_mii_ioctl(dev->phydev, ifr, cmd); 2152 } else { 2153 err = generic_mii_ioctl(&bp->mii_if, if_mii(ifr), cmd, NULL); 2154 } 2155 spin_unlock_irq(&bp->lock); 2156 out: 2157 return err; 2158 } 2159 2160 static int b44_get_invariants(struct b44 *bp) 2161 { 2162 struct ssb_device *sdev = bp->sdev; 2163 int err = 0; 2164 u8 *addr; 2165 2166 bp->dma_offset = ssb_dma_translation(sdev); 2167 2168 if (sdev->bus->bustype == SSB_BUSTYPE_SSB && 2169 instance > 1) { 2170 addr = sdev->bus->sprom.et1mac; 2171 bp->phy_addr = sdev->bus->sprom.et1phyaddr; 2172 } else { 2173 addr = sdev->bus->sprom.et0mac; 2174 bp->phy_addr = sdev->bus->sprom.et0phyaddr; 2175 } 2176 /* Some ROMs have buggy PHY addresses with the high 2177 * bits set (sign extension?). Truncate them to a 2178 * valid PHY address. */ 2179 bp->phy_addr &= 0x1F; 2180 2181 memcpy(bp->dev->dev_addr, addr, ETH_ALEN); 2182 2183 if (!is_valid_ether_addr(&bp->dev->dev_addr[0])){ 2184 pr_err("Invalid MAC address found in EEPROM\n"); 2185 return -EINVAL; 2186 } 2187 2188 bp->imask = IMASK_DEF; 2189 2190 /* XXX - really required? 2191 bp->flags |= B44_FLAG_BUGGY_TXPTR; 2192 */ 2193 2194 if (bp->sdev->id.revision >= 7) 2195 bp->flags |= B44_FLAG_B0_ANDLATER; 2196 2197 return err; 2198 } 2199 2200 static const struct net_device_ops b44_netdev_ops = { 2201 .ndo_open = b44_open, 2202 .ndo_stop = b44_close, 2203 .ndo_start_xmit = b44_start_xmit, 2204 .ndo_get_stats64 = b44_get_stats64, 2205 .ndo_set_rx_mode = b44_set_rx_mode, 2206 .ndo_set_mac_address = b44_set_mac_addr, 2207 .ndo_validate_addr = eth_validate_addr, 2208 .ndo_do_ioctl = b44_ioctl, 2209 .ndo_tx_timeout = b44_tx_timeout, 2210 .ndo_change_mtu = b44_change_mtu, 2211 #ifdef CONFIG_NET_POLL_CONTROLLER 2212 .ndo_poll_controller = b44_poll_controller, 2213 #endif 2214 }; 2215 2216 static void b44_adjust_link(struct net_device *dev) 2217 { 2218 struct b44 *bp = netdev_priv(dev); 2219 struct phy_device *phydev = dev->phydev; 2220 bool status_changed = 0; 2221 2222 BUG_ON(!phydev); 2223 2224 if (bp->old_link != phydev->link) { 2225 status_changed = 1; 2226 bp->old_link = phydev->link; 2227 } 2228 2229 /* reflect duplex change */ 2230 if (phydev->link) { 2231 if ((phydev->duplex == DUPLEX_HALF) && 2232 (bp->flags & B44_FLAG_FULL_DUPLEX)) { 2233 status_changed = 1; 2234 bp->flags &= ~B44_FLAG_FULL_DUPLEX; 2235 } else if ((phydev->duplex == DUPLEX_FULL) && 2236 !(bp->flags & B44_FLAG_FULL_DUPLEX)) { 2237 status_changed = 1; 2238 bp->flags |= B44_FLAG_FULL_DUPLEX; 2239 } 2240 } 2241 2242 if (status_changed) { 2243 u32 val = br32(bp, B44_TX_CTRL); 2244 if (bp->flags & B44_FLAG_FULL_DUPLEX) 2245 val |= TX_CTRL_DUPLEX; 2246 else 2247 val &= ~TX_CTRL_DUPLEX; 2248 bw32(bp, B44_TX_CTRL, val); 2249 phy_print_status(phydev); 2250 } 2251 } 2252 2253 static int b44_register_phy_one(struct b44 *bp) 2254 { 2255 struct mii_bus *mii_bus; 2256 struct ssb_device *sdev = bp->sdev; 2257 struct phy_device *phydev; 2258 char bus_id[MII_BUS_ID_SIZE + 3]; 2259 struct ssb_sprom *sprom = &sdev->bus->sprom; 2260 int err; 2261 2262 mii_bus = mdiobus_alloc(); 2263 if (!mii_bus) { 2264 dev_err(sdev->dev, "mdiobus_alloc() failed\n"); 2265 err = -ENOMEM; 2266 goto err_out; 2267 } 2268 2269 mii_bus->priv = bp; 2270 mii_bus->read = b44_mdio_read_phylib; 2271 mii_bus->write = b44_mdio_write_phylib; 2272 mii_bus->name = "b44_eth_mii"; 2273 mii_bus->parent = sdev->dev; 2274 mii_bus->phy_mask = ~(1 << bp->phy_addr); 2275 snprintf(mii_bus->id, MII_BUS_ID_SIZE, "%x", instance); 2276 2277 bp->mii_bus = mii_bus; 2278 2279 err = mdiobus_register(mii_bus); 2280 if (err) { 2281 dev_err(sdev->dev, "failed to register MII bus\n"); 2282 goto err_out_mdiobus; 2283 } 2284 2285 if (!mdiobus_is_registered_device(bp->mii_bus, bp->phy_addr) && 2286 (sprom->boardflags_lo & (B44_BOARDFLAG_ROBO | B44_BOARDFLAG_ADM))) { 2287 2288 dev_info(sdev->dev, 2289 "could not find PHY at %i, use fixed one\n", 2290 bp->phy_addr); 2291 2292 bp->phy_addr = 0; 2293 snprintf(bus_id, sizeof(bus_id), PHY_ID_FMT, "fixed-0", 2294 bp->phy_addr); 2295 } else { 2296 snprintf(bus_id, sizeof(bus_id), PHY_ID_FMT, mii_bus->id, 2297 bp->phy_addr); 2298 } 2299 2300 phydev = phy_connect(bp->dev, bus_id, &b44_adjust_link, 2301 PHY_INTERFACE_MODE_MII); 2302 if (IS_ERR(phydev)) { 2303 dev_err(sdev->dev, "could not attach PHY at %i\n", 2304 bp->phy_addr); 2305 err = PTR_ERR(phydev); 2306 goto err_out_mdiobus_unregister; 2307 } 2308 2309 /* mask with MAC supported features */ 2310 phydev->supported &= (SUPPORTED_100baseT_Half | 2311 SUPPORTED_100baseT_Full | 2312 SUPPORTED_Autoneg | 2313 SUPPORTED_MII); 2314 phydev->advertising = phydev->supported; 2315 2316 bp->old_link = 0; 2317 bp->phy_addr = phydev->mdio.addr; 2318 2319 phy_attached_info(phydev); 2320 2321 return 0; 2322 2323 err_out_mdiobus_unregister: 2324 mdiobus_unregister(mii_bus); 2325 2326 err_out_mdiobus: 2327 mdiobus_free(mii_bus); 2328 2329 err_out: 2330 return err; 2331 } 2332 2333 static void b44_unregister_phy_one(struct b44 *bp) 2334 { 2335 struct net_device *dev = bp->dev; 2336 struct mii_bus *mii_bus = bp->mii_bus; 2337 2338 phy_disconnect(dev->phydev); 2339 mdiobus_unregister(mii_bus); 2340 mdiobus_free(mii_bus); 2341 } 2342 2343 static int b44_init_one(struct ssb_device *sdev, 2344 const struct ssb_device_id *ent) 2345 { 2346 struct net_device *dev; 2347 struct b44 *bp; 2348 int err; 2349 2350 instance++; 2351 2352 pr_info_once("%s version %s\n", DRV_DESCRIPTION, DRV_MODULE_VERSION); 2353 2354 dev = alloc_etherdev(sizeof(*bp)); 2355 if (!dev) { 2356 err = -ENOMEM; 2357 goto out; 2358 } 2359 2360 SET_NETDEV_DEV(dev, sdev->dev); 2361 2362 /* No interesting netdevice features in this card... */ 2363 dev->features |= 0; 2364 2365 bp = netdev_priv(dev); 2366 bp->sdev = sdev; 2367 bp->dev = dev; 2368 bp->force_copybreak = 0; 2369 2370 bp->msg_enable = netif_msg_init(b44_debug, B44_DEF_MSG_ENABLE); 2371 2372 spin_lock_init(&bp->lock); 2373 2374 bp->rx_pending = B44_DEF_RX_RING_PENDING; 2375 bp->tx_pending = B44_DEF_TX_RING_PENDING; 2376 2377 dev->netdev_ops = &b44_netdev_ops; 2378 netif_napi_add(dev, &bp->napi, b44_poll, 64); 2379 dev->watchdog_timeo = B44_TX_TIMEOUT; 2380 dev->irq = sdev->irq; 2381 dev->ethtool_ops = &b44_ethtool_ops; 2382 2383 err = ssb_bus_powerup(sdev->bus, 0); 2384 if (err) { 2385 dev_err(sdev->dev, 2386 "Failed to powerup the bus\n"); 2387 goto err_out_free_dev; 2388 } 2389 2390 if (dma_set_mask_and_coherent(sdev->dma_dev, DMA_BIT_MASK(30))) { 2391 dev_err(sdev->dev, 2392 "Required 30BIT DMA mask unsupported by the system\n"); 2393 goto err_out_powerdown; 2394 } 2395 2396 err = b44_get_invariants(bp); 2397 if (err) { 2398 dev_err(sdev->dev, 2399 "Problem fetching invariants of chip, aborting\n"); 2400 goto err_out_powerdown; 2401 } 2402 2403 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY) { 2404 dev_err(sdev->dev, "No PHY present on this MAC, aborting\n"); 2405 err = -ENODEV; 2406 goto err_out_powerdown; 2407 } 2408 2409 bp->mii_if.dev = dev; 2410 bp->mii_if.mdio_read = b44_mdio_read_mii; 2411 bp->mii_if.mdio_write = b44_mdio_write_mii; 2412 bp->mii_if.phy_id = bp->phy_addr; 2413 bp->mii_if.phy_id_mask = 0x1f; 2414 bp->mii_if.reg_num_mask = 0x1f; 2415 2416 /* By default, advertise all speed/duplex settings. */ 2417 bp->flags |= (B44_FLAG_ADV_10HALF | B44_FLAG_ADV_10FULL | 2418 B44_FLAG_ADV_100HALF | B44_FLAG_ADV_100FULL); 2419 2420 /* By default, auto-negotiate PAUSE. */ 2421 bp->flags |= B44_FLAG_PAUSE_AUTO; 2422 2423 err = register_netdev(dev); 2424 if (err) { 2425 dev_err(sdev->dev, "Cannot register net device, aborting\n"); 2426 goto err_out_powerdown; 2427 } 2428 2429 netif_carrier_off(dev); 2430 2431 ssb_set_drvdata(sdev, dev); 2432 2433 /* Chip reset provides power to the b44 MAC & PCI cores, which 2434 * is necessary for MAC register access. 2435 */ 2436 b44_chip_reset(bp, B44_CHIP_RESET_FULL); 2437 2438 /* do a phy reset to test if there is an active phy */ 2439 err = b44_phy_reset(bp); 2440 if (err < 0) { 2441 dev_err(sdev->dev, "phy reset failed\n"); 2442 goto err_out_unregister_netdev; 2443 } 2444 2445 if (bp->flags & B44_FLAG_EXTERNAL_PHY) { 2446 err = b44_register_phy_one(bp); 2447 if (err) { 2448 dev_err(sdev->dev, "Cannot register PHY, aborting\n"); 2449 goto err_out_unregister_netdev; 2450 } 2451 } 2452 2453 device_set_wakeup_capable(sdev->dev, true); 2454 netdev_info(dev, "%s %pM\n", DRV_DESCRIPTION, dev->dev_addr); 2455 2456 return 0; 2457 2458 err_out_unregister_netdev: 2459 unregister_netdev(dev); 2460 err_out_powerdown: 2461 ssb_bus_may_powerdown(sdev->bus); 2462 2463 err_out_free_dev: 2464 netif_napi_del(&bp->napi); 2465 free_netdev(dev); 2466 2467 out: 2468 return err; 2469 } 2470 2471 static void b44_remove_one(struct ssb_device *sdev) 2472 { 2473 struct net_device *dev = ssb_get_drvdata(sdev); 2474 struct b44 *bp = netdev_priv(dev); 2475 2476 unregister_netdev(dev); 2477 if (bp->flags & B44_FLAG_EXTERNAL_PHY) 2478 b44_unregister_phy_one(bp); 2479 ssb_device_disable(sdev, 0); 2480 ssb_bus_may_powerdown(sdev->bus); 2481 netif_napi_del(&bp->napi); 2482 free_netdev(dev); 2483 ssb_pcihost_set_power_state(sdev, PCI_D3hot); 2484 ssb_set_drvdata(sdev, NULL); 2485 } 2486 2487 static int b44_suspend(struct ssb_device *sdev, pm_message_t state) 2488 { 2489 struct net_device *dev = ssb_get_drvdata(sdev); 2490 struct b44 *bp = netdev_priv(dev); 2491 2492 if (!netif_running(dev)) 2493 return 0; 2494 2495 del_timer_sync(&bp->timer); 2496 2497 spin_lock_irq(&bp->lock); 2498 2499 b44_halt(bp); 2500 netif_carrier_off(bp->dev); 2501 netif_device_detach(bp->dev); 2502 b44_free_rings(bp); 2503 2504 spin_unlock_irq(&bp->lock); 2505 2506 free_irq(dev->irq, dev); 2507 if (bp->flags & B44_FLAG_WOL_ENABLE) { 2508 b44_init_hw(bp, B44_PARTIAL_RESET); 2509 b44_setup_wol(bp); 2510 } 2511 2512 ssb_pcihost_set_power_state(sdev, PCI_D3hot); 2513 return 0; 2514 } 2515 2516 static int b44_resume(struct ssb_device *sdev) 2517 { 2518 struct net_device *dev = ssb_get_drvdata(sdev); 2519 struct b44 *bp = netdev_priv(dev); 2520 int rc = 0; 2521 2522 rc = ssb_bus_powerup(sdev->bus, 0); 2523 if (rc) { 2524 dev_err(sdev->dev, 2525 "Failed to powerup the bus\n"); 2526 return rc; 2527 } 2528 2529 if (!netif_running(dev)) 2530 return 0; 2531 2532 spin_lock_irq(&bp->lock); 2533 b44_init_rings(bp); 2534 b44_init_hw(bp, B44_FULL_RESET); 2535 spin_unlock_irq(&bp->lock); 2536 2537 /* 2538 * As a shared interrupt, the handler can be called immediately. To be 2539 * able to check the interrupt status the hardware must already be 2540 * powered back on (b44_init_hw). 2541 */ 2542 rc = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev); 2543 if (rc) { 2544 netdev_err(dev, "request_irq failed\n"); 2545 spin_lock_irq(&bp->lock); 2546 b44_halt(bp); 2547 b44_free_rings(bp); 2548 spin_unlock_irq(&bp->lock); 2549 return rc; 2550 } 2551 2552 netif_device_attach(bp->dev); 2553 2554 b44_enable_ints(bp); 2555 netif_wake_queue(dev); 2556 2557 mod_timer(&bp->timer, jiffies + 1); 2558 2559 return 0; 2560 } 2561 2562 static struct ssb_driver b44_ssb_driver = { 2563 .name = DRV_MODULE_NAME, 2564 .id_table = b44_ssb_tbl, 2565 .probe = b44_init_one, 2566 .remove = b44_remove_one, 2567 .suspend = b44_suspend, 2568 .resume = b44_resume, 2569 }; 2570 2571 static inline int __init b44_pci_init(void) 2572 { 2573 int err = 0; 2574 #ifdef CONFIG_B44_PCI 2575 err = ssb_pcihost_register(&b44_pci_driver); 2576 #endif 2577 return err; 2578 } 2579 2580 static inline void b44_pci_exit(void) 2581 { 2582 #ifdef CONFIG_B44_PCI 2583 ssb_pcihost_unregister(&b44_pci_driver); 2584 #endif 2585 } 2586 2587 static int __init b44_init(void) 2588 { 2589 unsigned int dma_desc_align_size = dma_get_cache_alignment(); 2590 int err; 2591 2592 /* Setup paramaters for syncing RX/TX DMA descriptors */ 2593 dma_desc_sync_size = max_t(unsigned int, dma_desc_align_size, sizeof(struct dma_desc)); 2594 2595 err = b44_pci_init(); 2596 if (err) 2597 return err; 2598 err = ssb_driver_register(&b44_ssb_driver); 2599 if (err) 2600 b44_pci_exit(); 2601 return err; 2602 } 2603 2604 static void __exit b44_cleanup(void) 2605 { 2606 ssb_driver_unregister(&b44_ssb_driver); 2607 b44_pci_exit(); 2608 } 2609 2610 module_init(b44_init); 2611 module_exit(b44_cleanup); 2612 2613