149220505SStefan Roese /* 249220505SStefan Roese * Allwinner EMAC Fast Ethernet driver for Linux. 349220505SStefan Roese * 449220505SStefan Roese * Copyright 2012 Stefan Roese <sr@denx.de> 549220505SStefan Roese * Copyright 2013 Maxime Ripard <maxime.ripard@free-electrons.com> 649220505SStefan Roese * 749220505SStefan Roese * Based on the Linux driver provided by Allwinner: 849220505SStefan Roese * Copyright (C) 1997 Sten Wang 949220505SStefan Roese * 1049220505SStefan Roese * This file is licensed under the terms of the GNU General Public 1149220505SStefan Roese * License version 2. This program is licensed "as is" without any 1249220505SStefan Roese * warranty of any kind, whether express or implied. 1349220505SStefan Roese */ 1449220505SStefan Roese 1549220505SStefan Roese #ifndef _SUN4I_EMAC_H_ 1649220505SStefan Roese #define _SUN4I_EMAC_H_ 1749220505SStefan Roese 1849220505SStefan Roese #define EMAC_CTL_REG (0x00) 1949220505SStefan Roese #define EMAC_CTL_RESET (1 << 0) 2049220505SStefan Roese #define EMAC_CTL_TX_EN (1 << 1) 2149220505SStefan Roese #define EMAC_CTL_RX_EN (1 << 2) 2249220505SStefan Roese #define EMAC_TX_MODE_REG (0x04) 2349220505SStefan Roese #define EMAC_TX_MODE_ABORTED_FRAME_EN (1 << 0) 2449220505SStefan Roese #define EMAC_TX_MODE_DMA_EN (1 << 1) 2549220505SStefan Roese #define EMAC_TX_FLOW_REG (0x08) 2649220505SStefan Roese #define EMAC_TX_CTL0_REG (0x0c) 2749220505SStefan Roese #define EMAC_TX_CTL1_REG (0x10) 2849220505SStefan Roese #define EMAC_TX_INS_REG (0x14) 2949220505SStefan Roese #define EMAC_TX_PL0_REG (0x18) 3049220505SStefan Roese #define EMAC_TX_PL1_REG (0x1c) 3149220505SStefan Roese #define EMAC_TX_STA_REG (0x20) 3249220505SStefan Roese #define EMAC_TX_IO_DATA_REG (0x24) 3349220505SStefan Roese #define EMAC_TX_IO_DATA1_REG (0x28) 3449220505SStefan Roese #define EMAC_TX_TSVL0_REG (0x2c) 3549220505SStefan Roese #define EMAC_TX_TSVH0_REG (0x30) 3649220505SStefan Roese #define EMAC_TX_TSVL1_REG (0x34) 3749220505SStefan Roese #define EMAC_TX_TSVH1_REG (0x38) 3849220505SStefan Roese #define EMAC_RX_CTL_REG (0x3c) 3949220505SStefan Roese #define EMAC_RX_CTL_AUTO_DRQ_EN (1 << 1) 4049220505SStefan Roese #define EMAC_RX_CTL_DMA_EN (1 << 2) 41*274c2240SConley Lee #define EMAC_RX_CTL_FLUSH_FIFO (1 << 3) 4249220505SStefan Roese #define EMAC_RX_CTL_PASS_ALL_EN (1 << 4) 4349220505SStefan Roese #define EMAC_RX_CTL_PASS_CTL_EN (1 << 5) 4449220505SStefan Roese #define EMAC_RX_CTL_PASS_CRC_ERR_EN (1 << 6) 4549220505SStefan Roese #define EMAC_RX_CTL_PASS_LEN_ERR_EN (1 << 7) 4649220505SStefan Roese #define EMAC_RX_CTL_PASS_LEN_OOR_EN (1 << 8) 4749220505SStefan Roese #define EMAC_RX_CTL_ACCEPT_UNICAST_EN (1 << 16) 4849220505SStefan Roese #define EMAC_RX_CTL_DA_FILTER_EN (1 << 17) 4949220505SStefan Roese #define EMAC_RX_CTL_ACCEPT_MULTICAST_EN (1 << 20) 5049220505SStefan Roese #define EMAC_RX_CTL_HASH_FILTER_EN (1 << 21) 5149220505SStefan Roese #define EMAC_RX_CTL_ACCEPT_BROADCAST_EN (1 << 22) 5249220505SStefan Roese #define EMAC_RX_CTL_SA_FILTER_EN (1 << 24) 5349220505SStefan Roese #define EMAC_RX_CTL_SA_FILTER_INVERT_EN (1 << 25) 5449220505SStefan Roese #define EMAC_RX_HASH0_REG (0x40) 5549220505SStefan Roese #define EMAC_RX_HASH1_REG (0x44) 5649220505SStefan Roese #define EMAC_RX_STA_REG (0x48) 5749220505SStefan Roese #define EMAC_RX_IO_DATA_REG (0x4c) 5849220505SStefan Roese #define EMAC_RX_IO_DATA_LEN(x) (x & 0xffff) 5949220505SStefan Roese #define EMAC_RX_IO_DATA_STATUS(x) ((x >> 16) & 0xffff) 6049220505SStefan Roese #define EMAC_RX_IO_DATA_STATUS_CRC_ERR (1 << 4) 6149220505SStefan Roese #define EMAC_RX_IO_DATA_STATUS_LEN_ERR (3 << 5) 6249220505SStefan Roese #define EMAC_RX_IO_DATA_STATUS_OK (1 << 7) 6349220505SStefan Roese #define EMAC_RX_FBC_REG (0x50) 6449220505SStefan Roese #define EMAC_INT_CTL_REG (0x54) 65*274c2240SConley Lee #define EMAC_INT_CTL_RX_EN (1 << 8) 66*274c2240SConley Lee #define EMAC_INT_CTL_TX0_EN (1) 67*274c2240SConley Lee #define EMAC_INT_CTL_TX1_EN (1 << 1) 68*274c2240SConley Lee #define EMAC_INT_CTL_TX_EN (EMAC_INT_CTL_TX0_EN | EMAC_INT_CTL_TX1_EN) 69*274c2240SConley Lee #define EMAC_INT_CTL_TX0_ABRT_EN (0x1 << 2) 70*274c2240SConley Lee #define EMAC_INT_CTL_TX1_ABRT_EN (0x1 << 3) 71*274c2240SConley Lee #define EMAC_INT_CTL_TX_ABRT_EN (EMAC_INT_CTL_TX0_ABRT_EN | EMAC_INT_CTL_TX1_ABRT_EN) 7249220505SStefan Roese #define EMAC_INT_STA_REG (0x58) 73*274c2240SConley Lee #define EMAC_INT_STA_TX0_COMPLETE (0x1) 74*274c2240SConley Lee #define EMAC_INT_STA_TX1_COMPLETE (0x1 << 1) 75*274c2240SConley Lee #define EMAC_INT_STA_TX_COMPLETE (EMAC_INT_STA_TX0_COMPLETE | EMAC_INT_STA_TX1_COMPLETE) 76*274c2240SConley Lee #define EMAC_INT_STA_TX0_ABRT (0x1 << 2) 77*274c2240SConley Lee #define EMAC_INT_STA_TX1_ABRT (0x1 << 3) 78*274c2240SConley Lee #define EMAC_INT_STA_TX_ABRT (EMAC_INT_STA_TX0_ABRT | EMAC_INT_STA_TX1_ABRT) 79*274c2240SConley Lee #define EMAC_INT_STA_RX_COMPLETE (0x1 << 8) 8049220505SStefan Roese #define EMAC_MAC_CTL0_REG (0x5c) 8149220505SStefan Roese #define EMAC_MAC_CTL0_RX_FLOW_CTL_EN (1 << 2) 8249220505SStefan Roese #define EMAC_MAC_CTL0_TX_FLOW_CTL_EN (1 << 3) 8349220505SStefan Roese #define EMAC_MAC_CTL0_SOFT_RESET (1 << 15) 8449220505SStefan Roese #define EMAC_MAC_CTL1_REG (0x60) 8549220505SStefan Roese #define EMAC_MAC_CTL1_DUPLEX_EN (1 << 0) 8649220505SStefan Roese #define EMAC_MAC_CTL1_LEN_CHECK_EN (1 << 1) 8749220505SStefan Roese #define EMAC_MAC_CTL1_HUGE_FRAME_EN (1 << 2) 8849220505SStefan Roese #define EMAC_MAC_CTL1_DELAYED_CRC_EN (1 << 3) 8949220505SStefan Roese #define EMAC_MAC_CTL1_CRC_EN (1 << 4) 9049220505SStefan Roese #define EMAC_MAC_CTL1_PAD_EN (1 << 5) 9149220505SStefan Roese #define EMAC_MAC_CTL1_PAD_CRC_EN (1 << 6) 9249220505SStefan Roese #define EMAC_MAC_CTL1_AD_SHORT_FRAME_EN (1 << 7) 9349220505SStefan Roese #define EMAC_MAC_CTL1_BACKOFF_DIS (1 << 12) 9449220505SStefan Roese #define EMAC_MAC_IPGT_REG (0x64) 9549220505SStefan Roese #define EMAC_MAC_IPGT_HALF_DUPLEX (0x12) 9649220505SStefan Roese #define EMAC_MAC_IPGT_FULL_DUPLEX (0x15) 9749220505SStefan Roese #define EMAC_MAC_IPGR_REG (0x68) 9849220505SStefan Roese #define EMAC_MAC_IPGR_IPG1 (0x0c) 9949220505SStefan Roese #define EMAC_MAC_IPGR_IPG2 (0x12) 10049220505SStefan Roese #define EMAC_MAC_CLRT_REG (0x6c) 10149220505SStefan Roese #define EMAC_MAC_CLRT_COLLISION_WINDOW (0x37) 10249220505SStefan Roese #define EMAC_MAC_CLRT_RM (0x0f) 10349220505SStefan Roese #define EMAC_MAC_MAXF_REG (0x70) 10449220505SStefan Roese #define EMAC_MAC_SUPP_REG (0x74) 105*274c2240SConley Lee #define EMAC_MAC_SUPP_100M (0x1 << 8) 10649220505SStefan Roese #define EMAC_MAC_TEST_REG (0x78) 10749220505SStefan Roese #define EMAC_MAC_MCFG_REG (0x7c) 108*274c2240SConley Lee #define EMAC_MAC_MCFG_MII_CLKD_MASK (0xff << 2) 109*274c2240SConley Lee #define EMAC_MAC_MCFG_MII_CLKD_72 (0x0d << 2) 11049220505SStefan Roese #define EMAC_MAC_A0_REG (0x98) 11149220505SStefan Roese #define EMAC_MAC_A1_REG (0x9c) 11249220505SStefan Roese #define EMAC_MAC_A2_REG (0xa0) 11349220505SStefan Roese #define EMAC_SAFX_L_REG0 (0xa4) 11449220505SStefan Roese #define EMAC_SAFX_H_REG0 (0xa8) 11549220505SStefan Roese #define EMAC_SAFX_L_REG1 (0xac) 11649220505SStefan Roese #define EMAC_SAFX_H_REG1 (0xb0) 11749220505SStefan Roese #define EMAC_SAFX_L_REG2 (0xb4) 11849220505SStefan Roese #define EMAC_SAFX_H_REG2 (0xb8) 11949220505SStefan Roese #define EMAC_SAFX_L_REG3 (0xbc) 12049220505SStefan Roese #define EMAC_SAFX_H_REG3 (0xc0) 12149220505SStefan Roese 12249220505SStefan Roese #define EMAC_PHY_DUPLEX (1 << 8) 12349220505SStefan Roese 12449220505SStefan Roese #define EMAC_EEPROM_MAGIC (0x444d394b) 12549220505SStefan Roese #define EMAC_UNDOCUMENTED_MAGIC (0x0143414d) 12649220505SStefan Roese #endif /* _SUN4I_EMAC_H_ */ 127