141fd4caeSFaiz Abbas // SPDX-License-Identifier: GPL-2.0 241fd4caeSFaiz Abbas /* 341fd4caeSFaiz Abbas * sdhci_am654.c - SDHCI driver for TI's AM654 SOCs 441fd4caeSFaiz Abbas * 541fd4caeSFaiz Abbas * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com 641fd4caeSFaiz Abbas * 741fd4caeSFaiz Abbas */ 841fd4caeSFaiz Abbas #include <linux/clk.h> 999909b55SFaiz Abbas #include <linux/of.h> 1041fd4caeSFaiz Abbas #include <linux/module.h> 1141fd4caeSFaiz Abbas #include <linux/pm_runtime.h> 1241fd4caeSFaiz Abbas #include <linux/property.h> 1341fd4caeSFaiz Abbas #include <linux/regmap.h> 1441fd4caeSFaiz Abbas 1541fd4caeSFaiz Abbas #include "sdhci-pltfm.h" 1641fd4caeSFaiz Abbas 1741fd4caeSFaiz Abbas /* CTL_CFG Registers */ 1841fd4caeSFaiz Abbas #define CTL_CFG_2 0x14 1941fd4caeSFaiz Abbas 2041fd4caeSFaiz Abbas #define SLOTTYPE_MASK GENMASK(31, 30) 2141fd4caeSFaiz Abbas #define SLOTTYPE_EMBEDDED BIT(30) 2241fd4caeSFaiz Abbas 2341fd4caeSFaiz Abbas /* PHY Registers */ 2441fd4caeSFaiz Abbas #define PHY_CTRL1 0x100 2541fd4caeSFaiz Abbas #define PHY_CTRL2 0x104 2641fd4caeSFaiz Abbas #define PHY_CTRL3 0x108 2741fd4caeSFaiz Abbas #define PHY_CTRL4 0x10C 2841fd4caeSFaiz Abbas #define PHY_CTRL5 0x110 2941fd4caeSFaiz Abbas #define PHY_CTRL6 0x114 3041fd4caeSFaiz Abbas #define PHY_STAT1 0x130 3141fd4caeSFaiz Abbas #define PHY_STAT2 0x134 3241fd4caeSFaiz Abbas 3341fd4caeSFaiz Abbas #define IOMUX_ENABLE_SHIFT 31 3441fd4caeSFaiz Abbas #define IOMUX_ENABLE_MASK BIT(IOMUX_ENABLE_SHIFT) 3541fd4caeSFaiz Abbas #define OTAPDLYENA_SHIFT 20 3641fd4caeSFaiz Abbas #define OTAPDLYENA_MASK BIT(OTAPDLYENA_SHIFT) 3741fd4caeSFaiz Abbas #define OTAPDLYSEL_SHIFT 12 3841fd4caeSFaiz Abbas #define OTAPDLYSEL_MASK GENMASK(15, 12) 3941fd4caeSFaiz Abbas #define STRBSEL_SHIFT 24 4099909b55SFaiz Abbas #define STRBSEL_4BIT_MASK GENMASK(27, 24) 4199909b55SFaiz Abbas #define STRBSEL_8BIT_MASK GENMASK(31, 24) 4241fd4caeSFaiz Abbas #define SEL50_SHIFT 8 4341fd4caeSFaiz Abbas #define SEL50_MASK BIT(SEL50_SHIFT) 4441fd4caeSFaiz Abbas #define SEL100_SHIFT 9 4541fd4caeSFaiz Abbas #define SEL100_MASK BIT(SEL100_SHIFT) 4699909b55SFaiz Abbas #define FREQSEL_SHIFT 8 4799909b55SFaiz Abbas #define FREQSEL_MASK GENMASK(10, 8) 4841fd4caeSFaiz Abbas #define DLL_TRIM_ICP_SHIFT 4 4941fd4caeSFaiz Abbas #define DLL_TRIM_ICP_MASK GENMASK(7, 4) 5041fd4caeSFaiz Abbas #define DR_TY_SHIFT 20 5141fd4caeSFaiz Abbas #define DR_TY_MASK GENMASK(22, 20) 5241fd4caeSFaiz Abbas #define ENDLL_SHIFT 1 5341fd4caeSFaiz Abbas #define ENDLL_MASK BIT(ENDLL_SHIFT) 5441fd4caeSFaiz Abbas #define DLLRDY_SHIFT 0 5541fd4caeSFaiz Abbas #define DLLRDY_MASK BIT(DLLRDY_SHIFT) 5641fd4caeSFaiz Abbas #define PDB_SHIFT 0 5741fd4caeSFaiz Abbas #define PDB_MASK BIT(PDB_SHIFT) 5841fd4caeSFaiz Abbas #define CALDONE_SHIFT 1 5941fd4caeSFaiz Abbas #define CALDONE_MASK BIT(CALDONE_SHIFT) 6041fd4caeSFaiz Abbas #define RETRIM_SHIFT 17 6141fd4caeSFaiz Abbas #define RETRIM_MASK BIT(RETRIM_SHIFT) 6241fd4caeSFaiz Abbas 6341fd4caeSFaiz Abbas #define DRIVER_STRENGTH_50_OHM 0x0 6441fd4caeSFaiz Abbas #define DRIVER_STRENGTH_33_OHM 0x1 6541fd4caeSFaiz Abbas #define DRIVER_STRENGTH_66_OHM 0x2 6641fd4caeSFaiz Abbas #define DRIVER_STRENGTH_100_OHM 0x3 6741fd4caeSFaiz Abbas #define DRIVER_STRENGTH_40_OHM 0x4 6841fd4caeSFaiz Abbas 6941fd4caeSFaiz Abbas #define CLOCK_TOO_SLOW_HZ 400000 7041fd4caeSFaiz Abbas 7141fd4caeSFaiz Abbas static struct regmap_config sdhci_am654_regmap_config = { 7241fd4caeSFaiz Abbas .reg_bits = 32, 7341fd4caeSFaiz Abbas .val_bits = 32, 7441fd4caeSFaiz Abbas .reg_stride = 4, 7541fd4caeSFaiz Abbas .fast_io = true, 7641fd4caeSFaiz Abbas }; 7741fd4caeSFaiz Abbas 7841fd4caeSFaiz Abbas struct sdhci_am654_data { 7941fd4caeSFaiz Abbas struct regmap *base; 8041fd4caeSFaiz Abbas int otap_del_sel; 8141fd4caeSFaiz Abbas int trm_icp; 8241fd4caeSFaiz Abbas int drv_strength; 8341fd4caeSFaiz Abbas bool dll_on; 8499909b55SFaiz Abbas int strb_sel; 8599909b55SFaiz Abbas u32 flags; 8699909b55SFaiz Abbas }; 8799909b55SFaiz Abbas 8899909b55SFaiz Abbas struct sdhci_am654_driver_data { 8999909b55SFaiz Abbas const struct sdhci_pltfm_data *pdata; 9099909b55SFaiz Abbas u32 flags; 9199909b55SFaiz Abbas #define IOMUX_PRESENT (1 << 0) 9299909b55SFaiz Abbas #define FREQSEL_2_BIT (1 << 1) 9399909b55SFaiz Abbas #define STRBSEL_4_BIT (1 << 2) 9441fd4caeSFaiz Abbas }; 9541fd4caeSFaiz Abbas 9641fd4caeSFaiz Abbas static void sdhci_am654_set_clock(struct sdhci_host *host, unsigned int clock) 9741fd4caeSFaiz Abbas { 9841fd4caeSFaiz Abbas struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); 9941fd4caeSFaiz Abbas struct sdhci_am654_data *sdhci_am654 = sdhci_pltfm_priv(pltfm_host); 10099909b55SFaiz Abbas int sel50, sel100, freqsel; 10141fd4caeSFaiz Abbas u32 mask, val; 10241fd4caeSFaiz Abbas int ret; 10341fd4caeSFaiz Abbas 10441fd4caeSFaiz Abbas if (sdhci_am654->dll_on) { 1058023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL1, ENDLL_MASK, 0); 10641fd4caeSFaiz Abbas 10741fd4caeSFaiz Abbas sdhci_am654->dll_on = false; 10841fd4caeSFaiz Abbas } 10941fd4caeSFaiz Abbas 11041fd4caeSFaiz Abbas sdhci_set_clock(host, clock); 11141fd4caeSFaiz Abbas 11241fd4caeSFaiz Abbas if (clock > CLOCK_TOO_SLOW_HZ) { 11341fd4caeSFaiz Abbas /* Setup DLL Output TAP delay */ 11441fd4caeSFaiz Abbas mask = OTAPDLYENA_MASK | OTAPDLYSEL_MASK; 11541fd4caeSFaiz Abbas val = (1 << OTAPDLYENA_SHIFT) | 11641fd4caeSFaiz Abbas (sdhci_am654->otap_del_sel << OTAPDLYSEL_SHIFT); 1178023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL4, mask, val); 11899909b55SFaiz Abbas /* Write to STRBSEL for HS400 speed mode */ 11999909b55SFaiz Abbas if (host->mmc->ios.timing == MMC_TIMING_MMC_HS400) { 12099909b55SFaiz Abbas if (sdhci_am654->flags & STRBSEL_4_BIT) 12199909b55SFaiz Abbas mask = STRBSEL_4BIT_MASK; 12299909b55SFaiz Abbas else 12399909b55SFaiz Abbas mask = STRBSEL_8BIT_MASK; 12499909b55SFaiz Abbas 12599909b55SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL4, mask, 12699909b55SFaiz Abbas sdhci_am654->strb_sel << 12799909b55SFaiz Abbas STRBSEL_SHIFT); 12899909b55SFaiz Abbas } 12999909b55SFaiz Abbas 13099909b55SFaiz Abbas if (sdhci_am654->flags & FREQSEL_2_BIT) { 13141fd4caeSFaiz Abbas switch (clock) { 13241fd4caeSFaiz Abbas case 200000000: 13341fd4caeSFaiz Abbas sel50 = 0; 13441fd4caeSFaiz Abbas sel100 = 0; 13541fd4caeSFaiz Abbas break; 13641fd4caeSFaiz Abbas case 100000000: 13741fd4caeSFaiz Abbas sel50 = 0; 13841fd4caeSFaiz Abbas sel100 = 1; 13941fd4caeSFaiz Abbas break; 14041fd4caeSFaiz Abbas default: 14141fd4caeSFaiz Abbas sel50 = 1; 14241fd4caeSFaiz Abbas sel100 = 0; 14341fd4caeSFaiz Abbas } 14441fd4caeSFaiz Abbas 14541fd4caeSFaiz Abbas /* Configure PHY DLL frequency */ 14641fd4caeSFaiz Abbas mask = SEL50_MASK | SEL100_MASK; 14741fd4caeSFaiz Abbas val = (sel50 << SEL50_SHIFT) | (sel100 << SEL100_SHIFT); 14899909b55SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL5, mask, 14999909b55SFaiz Abbas val); 15099909b55SFaiz Abbas } else { 15199909b55SFaiz Abbas switch (clock) { 15299909b55SFaiz Abbas case 200000000: 15399909b55SFaiz Abbas freqsel = 0x0; 15499909b55SFaiz Abbas break; 15599909b55SFaiz Abbas default: 15699909b55SFaiz Abbas freqsel = 0x4; 15799909b55SFaiz Abbas } 15899909b55SFaiz Abbas 15999909b55SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL5, 16099909b55SFaiz Abbas FREQSEL_MASK, 16199909b55SFaiz Abbas freqsel << FREQSEL_SHIFT); 16299909b55SFaiz Abbas } 16399909b55SFaiz Abbas 16441fd4caeSFaiz Abbas /* Configure DLL TRIM */ 16541fd4caeSFaiz Abbas mask = DLL_TRIM_ICP_MASK; 16641fd4caeSFaiz Abbas val = sdhci_am654->trm_icp << DLL_TRIM_ICP_SHIFT; 16741fd4caeSFaiz Abbas 16841fd4caeSFaiz Abbas /* Configure DLL driver strength */ 16941fd4caeSFaiz Abbas mask |= DR_TY_MASK; 17041fd4caeSFaiz Abbas val |= sdhci_am654->drv_strength << DR_TY_SHIFT; 1718023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL1, mask, val); 17241fd4caeSFaiz Abbas /* Enable DLL */ 1738023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL1, ENDLL_MASK, 1748023cf26SFaiz Abbas 0x1 << ENDLL_SHIFT); 17541fd4caeSFaiz Abbas /* 17641fd4caeSFaiz Abbas * Poll for DLL ready. Use a one second timeout. 17741fd4caeSFaiz Abbas * Works in all experiments done so far 17841fd4caeSFaiz Abbas */ 1798023cf26SFaiz Abbas ret = regmap_read_poll_timeout(sdhci_am654->base, PHY_STAT1, 1808023cf26SFaiz Abbas val, val & DLLRDY_MASK, 1000, 1818023cf26SFaiz Abbas 1000000); 1827e24e28bSFaiz Abbas if (ret) { 1837e24e28bSFaiz Abbas dev_err(mmc_dev(host->mmc), "DLL failed to relock\n"); 1847e24e28bSFaiz Abbas return; 1857e24e28bSFaiz Abbas } 1867e24e28bSFaiz Abbas 18741fd4caeSFaiz Abbas sdhci_am654->dll_on = true; 18841fd4caeSFaiz Abbas } 18941fd4caeSFaiz Abbas } 19041fd4caeSFaiz Abbas 19141fd4caeSFaiz Abbas static void sdhci_am654_set_power(struct sdhci_host *host, unsigned char mode, 19241fd4caeSFaiz Abbas unsigned short vdd) 19341fd4caeSFaiz Abbas { 19441fd4caeSFaiz Abbas if (!IS_ERR(host->mmc->supply.vmmc)) { 19541fd4caeSFaiz Abbas struct mmc_host *mmc = host->mmc; 19641fd4caeSFaiz Abbas 19741fd4caeSFaiz Abbas mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, vdd); 19841fd4caeSFaiz Abbas } 19941fd4caeSFaiz Abbas sdhci_set_power_noreg(host, mode, vdd); 20041fd4caeSFaiz Abbas } 20141fd4caeSFaiz Abbas 202e374e875SFaiz Abbas static void sdhci_am654_write_b(struct sdhci_host *host, u8 val, int reg) 203e374e875SFaiz Abbas { 204e374e875SFaiz Abbas unsigned char timing = host->mmc->ios.timing; 205e374e875SFaiz Abbas 206e374e875SFaiz Abbas if (reg == SDHCI_HOST_CONTROL) { 207e374e875SFaiz Abbas switch (timing) { 208e374e875SFaiz Abbas /* 209e374e875SFaiz Abbas * According to the data manual, HISPD bit 210e374e875SFaiz Abbas * should not be set in these speed modes. 211e374e875SFaiz Abbas */ 212e374e875SFaiz Abbas case MMC_TIMING_SD_HS: 213e374e875SFaiz Abbas case MMC_TIMING_MMC_HS: 214e374e875SFaiz Abbas case MMC_TIMING_UHS_SDR12: 215e374e875SFaiz Abbas case MMC_TIMING_UHS_SDR25: 216e374e875SFaiz Abbas val &= ~SDHCI_CTRL_HISPD; 217e374e875SFaiz Abbas } 218e374e875SFaiz Abbas } 219e374e875SFaiz Abbas 220e374e875SFaiz Abbas writeb(val, host->ioaddr + reg); 221e374e875SFaiz Abbas } 222e374e875SFaiz Abbas 2234e47345aSWei Yongjun static struct sdhci_ops sdhci_am654_ops = { 22441fd4caeSFaiz Abbas .get_max_clock = sdhci_pltfm_clk_get_max_clock, 22541fd4caeSFaiz Abbas .get_timeout_clock = sdhci_pltfm_clk_get_max_clock, 22641fd4caeSFaiz Abbas .set_uhs_signaling = sdhci_set_uhs_signaling, 22741fd4caeSFaiz Abbas .set_bus_width = sdhci_set_bus_width, 22841fd4caeSFaiz Abbas .set_power = sdhci_am654_set_power, 22941fd4caeSFaiz Abbas .set_clock = sdhci_am654_set_clock, 230e374e875SFaiz Abbas .write_b = sdhci_am654_write_b, 23141fd4caeSFaiz Abbas .reset = sdhci_reset, 23241fd4caeSFaiz Abbas }; 23341fd4caeSFaiz Abbas 23441fd4caeSFaiz Abbas static const struct sdhci_pltfm_data sdhci_am654_pdata = { 23541fd4caeSFaiz Abbas .ops = &sdhci_am654_ops, 23641fd4caeSFaiz Abbas .quirks = SDHCI_QUIRK_INVERTED_WRITE_PROTECT | 23741fd4caeSFaiz Abbas SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12, 23841fd4caeSFaiz Abbas .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, 23941fd4caeSFaiz Abbas }; 24041fd4caeSFaiz Abbas 24199909b55SFaiz Abbas static const struct sdhci_am654_driver_data sdhci_am654_drvdata = { 24299909b55SFaiz Abbas .pdata = &sdhci_am654_pdata, 24399909b55SFaiz Abbas .flags = IOMUX_PRESENT | FREQSEL_2_BIT | STRBSEL_4_BIT, 24499909b55SFaiz Abbas }; 24599909b55SFaiz Abbas 24699909b55SFaiz Abbas struct sdhci_ops sdhci_j721e_8bit_ops = { 24799909b55SFaiz Abbas .get_max_clock = sdhci_pltfm_clk_get_max_clock, 24899909b55SFaiz Abbas .get_timeout_clock = sdhci_pltfm_clk_get_max_clock, 24999909b55SFaiz Abbas .set_uhs_signaling = sdhci_set_uhs_signaling, 25099909b55SFaiz Abbas .set_bus_width = sdhci_set_bus_width, 25199909b55SFaiz Abbas .set_power = sdhci_am654_set_power, 25299909b55SFaiz Abbas .set_clock = sdhci_am654_set_clock, 25399909b55SFaiz Abbas .write_b = sdhci_am654_write_b, 25499909b55SFaiz Abbas .reset = sdhci_reset, 25599909b55SFaiz Abbas }; 25699909b55SFaiz Abbas 25799909b55SFaiz Abbas static const struct sdhci_pltfm_data sdhci_j721e_8bit_pdata = { 25899909b55SFaiz Abbas .ops = &sdhci_j721e_8bit_ops, 25999909b55SFaiz Abbas .quirks = SDHCI_QUIRK_INVERTED_WRITE_PROTECT | 26099909b55SFaiz Abbas SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12, 26199909b55SFaiz Abbas .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, 26299909b55SFaiz Abbas }; 26399909b55SFaiz Abbas 26499909b55SFaiz Abbas static const struct sdhci_am654_driver_data sdhci_j721e_8bit_drvdata = { 26599909b55SFaiz Abbas .pdata = &sdhci_j721e_8bit_pdata, 26699909b55SFaiz Abbas }; 26799909b55SFaiz Abbas 26841fd4caeSFaiz Abbas static int sdhci_am654_init(struct sdhci_host *host) 26941fd4caeSFaiz Abbas { 27041fd4caeSFaiz Abbas struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); 27141fd4caeSFaiz Abbas struct sdhci_am654_data *sdhci_am654 = sdhci_pltfm_priv(pltfm_host); 27241fd4caeSFaiz Abbas u32 ctl_cfg_2 = 0; 27341fd4caeSFaiz Abbas u32 mask; 27441fd4caeSFaiz Abbas u32 val; 27541fd4caeSFaiz Abbas int ret; 27641fd4caeSFaiz Abbas 27741fd4caeSFaiz Abbas /* Reset OTAP to default value */ 27841fd4caeSFaiz Abbas mask = OTAPDLYENA_MASK | OTAPDLYSEL_MASK; 2798023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL4, mask, 0x0); 28041fd4caeSFaiz Abbas 28141fd4caeSFaiz Abbas regmap_read(sdhci_am654->base, PHY_STAT1, &val); 28241fd4caeSFaiz Abbas if (~val & CALDONE_MASK) { 28341fd4caeSFaiz Abbas /* Calibrate IO lines */ 28441fd4caeSFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL1, 28541fd4caeSFaiz Abbas PDB_MASK, PDB_MASK); 28641fd4caeSFaiz Abbas ret = regmap_read_poll_timeout(sdhci_am654->base, PHY_STAT1, 28741fd4caeSFaiz Abbas val, val & CALDONE_MASK, 1, 20); 28841fd4caeSFaiz Abbas if (ret) 28941fd4caeSFaiz Abbas return ret; 29041fd4caeSFaiz Abbas } 29141fd4caeSFaiz Abbas 29241fd4caeSFaiz Abbas /* Enable pins by setting IO mux to 0 */ 29399909b55SFaiz Abbas if (sdhci_am654->flags & IOMUX_PRESENT) 29499909b55SFaiz Abbas regmap_update_bits(sdhci_am654->base, PHY_CTRL1, 29599909b55SFaiz Abbas IOMUX_ENABLE_MASK, 0); 29641fd4caeSFaiz Abbas 29741fd4caeSFaiz Abbas /* Set slot type based on SD or eMMC */ 29841fd4caeSFaiz Abbas if (host->mmc->caps & MMC_CAP_NONREMOVABLE) 29941fd4caeSFaiz Abbas ctl_cfg_2 = SLOTTYPE_EMBEDDED; 30041fd4caeSFaiz Abbas 3018023cf26SFaiz Abbas regmap_update_bits(sdhci_am654->base, CTL_CFG_2, SLOTTYPE_MASK, 3028023cf26SFaiz Abbas ctl_cfg_2); 30341fd4caeSFaiz Abbas 30441fd4caeSFaiz Abbas return sdhci_add_host(host); 30541fd4caeSFaiz Abbas } 30641fd4caeSFaiz Abbas 30741fd4caeSFaiz Abbas static int sdhci_am654_get_of_property(struct platform_device *pdev, 30841fd4caeSFaiz Abbas struct sdhci_am654_data *sdhci_am654) 30941fd4caeSFaiz Abbas { 31041fd4caeSFaiz Abbas struct device *dev = &pdev->dev; 31141fd4caeSFaiz Abbas int drv_strength; 31241fd4caeSFaiz Abbas int ret; 31341fd4caeSFaiz Abbas 31441fd4caeSFaiz Abbas ret = device_property_read_u32(dev, "ti,trm-icp", 31541fd4caeSFaiz Abbas &sdhci_am654->trm_icp); 31641fd4caeSFaiz Abbas if (ret) 31741fd4caeSFaiz Abbas return ret; 31841fd4caeSFaiz Abbas 31941fd4caeSFaiz Abbas ret = device_property_read_u32(dev, "ti,otap-del-sel", 32041fd4caeSFaiz Abbas &sdhci_am654->otap_del_sel); 32141fd4caeSFaiz Abbas if (ret) 32241fd4caeSFaiz Abbas return ret; 32341fd4caeSFaiz Abbas 32441fd4caeSFaiz Abbas ret = device_property_read_u32(dev, "ti,driver-strength-ohm", 32541fd4caeSFaiz Abbas &drv_strength); 32641fd4caeSFaiz Abbas if (ret) 32741fd4caeSFaiz Abbas return ret; 32841fd4caeSFaiz Abbas 32941fd4caeSFaiz Abbas switch (drv_strength) { 33041fd4caeSFaiz Abbas case 50: 33141fd4caeSFaiz Abbas sdhci_am654->drv_strength = DRIVER_STRENGTH_50_OHM; 33241fd4caeSFaiz Abbas break; 33341fd4caeSFaiz Abbas case 33: 33441fd4caeSFaiz Abbas sdhci_am654->drv_strength = DRIVER_STRENGTH_33_OHM; 33541fd4caeSFaiz Abbas break; 33641fd4caeSFaiz Abbas case 66: 33741fd4caeSFaiz Abbas sdhci_am654->drv_strength = DRIVER_STRENGTH_66_OHM; 33841fd4caeSFaiz Abbas break; 33941fd4caeSFaiz Abbas case 100: 34041fd4caeSFaiz Abbas sdhci_am654->drv_strength = DRIVER_STRENGTH_100_OHM; 34141fd4caeSFaiz Abbas break; 34241fd4caeSFaiz Abbas case 40: 34341fd4caeSFaiz Abbas sdhci_am654->drv_strength = DRIVER_STRENGTH_40_OHM; 34441fd4caeSFaiz Abbas break; 34541fd4caeSFaiz Abbas default: 34641fd4caeSFaiz Abbas dev_err(dev, "Invalid driver strength\n"); 34741fd4caeSFaiz Abbas return -EINVAL; 34841fd4caeSFaiz Abbas } 34941fd4caeSFaiz Abbas 35099909b55SFaiz Abbas device_property_read_u32(dev, "ti,strobe-sel", &sdhci_am654->strb_sel); 35199909b55SFaiz Abbas 35241fd4caeSFaiz Abbas sdhci_get_of_property(pdev); 35341fd4caeSFaiz Abbas 35441fd4caeSFaiz Abbas return 0; 35541fd4caeSFaiz Abbas } 35641fd4caeSFaiz Abbas 35799909b55SFaiz Abbas static const struct of_device_id sdhci_am654_of_match[] = { 35899909b55SFaiz Abbas { 35999909b55SFaiz Abbas .compatible = "ti,am654-sdhci-5.1", 36099909b55SFaiz Abbas .data = &sdhci_am654_drvdata, 36199909b55SFaiz Abbas }, 36299909b55SFaiz Abbas { 36399909b55SFaiz Abbas .compatible = "ti,j721e-sdhci-8bit", 36499909b55SFaiz Abbas .data = &sdhci_j721e_8bit_drvdata, 36599909b55SFaiz Abbas }, 36699909b55SFaiz Abbas { /* sentinel */ } 36799909b55SFaiz Abbas }; 36899909b55SFaiz Abbas 36941fd4caeSFaiz Abbas static int sdhci_am654_probe(struct platform_device *pdev) 37041fd4caeSFaiz Abbas { 37199909b55SFaiz Abbas const struct sdhci_am654_driver_data *drvdata; 37241fd4caeSFaiz Abbas struct sdhci_pltfm_host *pltfm_host; 37341fd4caeSFaiz Abbas struct sdhci_am654_data *sdhci_am654; 37499909b55SFaiz Abbas const struct of_device_id *match; 37541fd4caeSFaiz Abbas struct sdhci_host *host; 37641fd4caeSFaiz Abbas struct resource *res; 37741fd4caeSFaiz Abbas struct clk *clk_xin; 37841fd4caeSFaiz Abbas struct device *dev = &pdev->dev; 37941fd4caeSFaiz Abbas void __iomem *base; 38041fd4caeSFaiz Abbas int ret; 38141fd4caeSFaiz Abbas 38299909b55SFaiz Abbas match = of_match_node(sdhci_am654_of_match, pdev->dev.of_node); 38399909b55SFaiz Abbas drvdata = match->data; 38499909b55SFaiz Abbas host = sdhci_pltfm_init(pdev, drvdata->pdata, sizeof(*sdhci_am654)); 38541fd4caeSFaiz Abbas if (IS_ERR(host)) 38641fd4caeSFaiz Abbas return PTR_ERR(host); 38741fd4caeSFaiz Abbas 38841fd4caeSFaiz Abbas pltfm_host = sdhci_priv(host); 38941fd4caeSFaiz Abbas sdhci_am654 = sdhci_pltfm_priv(pltfm_host); 39099909b55SFaiz Abbas sdhci_am654->flags = drvdata->flags; 39141fd4caeSFaiz Abbas 39241fd4caeSFaiz Abbas clk_xin = devm_clk_get(dev, "clk_xin"); 39341fd4caeSFaiz Abbas if (IS_ERR(clk_xin)) { 39441fd4caeSFaiz Abbas dev_err(dev, "clk_xin clock not found.\n"); 39541fd4caeSFaiz Abbas ret = PTR_ERR(clk_xin); 39641fd4caeSFaiz Abbas goto err_pltfm_free; 39741fd4caeSFaiz Abbas } 39841fd4caeSFaiz Abbas 39941fd4caeSFaiz Abbas pltfm_host->clk = clk_xin; 40041fd4caeSFaiz Abbas 40141fd4caeSFaiz Abbas /* Clocks are enabled using pm_runtime */ 40241fd4caeSFaiz Abbas pm_runtime_enable(dev); 40341fd4caeSFaiz Abbas ret = pm_runtime_get_sync(dev); 40441fd4caeSFaiz Abbas if (ret < 0) { 40541fd4caeSFaiz Abbas pm_runtime_put_noidle(dev); 40641fd4caeSFaiz Abbas goto pm_runtime_disable; 40741fd4caeSFaiz Abbas } 40841fd4caeSFaiz Abbas 40941fd4caeSFaiz Abbas res = platform_get_resource(pdev, IORESOURCE_MEM, 1); 41041fd4caeSFaiz Abbas base = devm_ioremap_resource(dev, res); 41141fd4caeSFaiz Abbas if (IS_ERR(base)) { 41241fd4caeSFaiz Abbas ret = PTR_ERR(base); 41341fd4caeSFaiz Abbas goto pm_runtime_put; 41441fd4caeSFaiz Abbas } 41541fd4caeSFaiz Abbas 41641fd4caeSFaiz Abbas sdhci_am654->base = devm_regmap_init_mmio(dev, base, 41741fd4caeSFaiz Abbas &sdhci_am654_regmap_config); 41841fd4caeSFaiz Abbas if (IS_ERR(sdhci_am654->base)) { 41941fd4caeSFaiz Abbas dev_err(dev, "Failed to initialize regmap\n"); 42041fd4caeSFaiz Abbas ret = PTR_ERR(sdhci_am654->base); 42141fd4caeSFaiz Abbas goto pm_runtime_put; 42241fd4caeSFaiz Abbas } 42341fd4caeSFaiz Abbas 42441fd4caeSFaiz Abbas ret = sdhci_am654_get_of_property(pdev, sdhci_am654); 42541fd4caeSFaiz Abbas if (ret) 42641fd4caeSFaiz Abbas goto pm_runtime_put; 42741fd4caeSFaiz Abbas 42841fd4caeSFaiz Abbas ret = mmc_of_parse(host->mmc); 42941fd4caeSFaiz Abbas if (ret) { 43041fd4caeSFaiz Abbas dev_err(dev, "parsing dt failed (%d)\n", ret); 43141fd4caeSFaiz Abbas goto pm_runtime_put; 43241fd4caeSFaiz Abbas } 43341fd4caeSFaiz Abbas 43441fd4caeSFaiz Abbas ret = sdhci_am654_init(host); 43541fd4caeSFaiz Abbas if (ret) 43641fd4caeSFaiz Abbas goto pm_runtime_put; 43741fd4caeSFaiz Abbas 43841fd4caeSFaiz Abbas return 0; 43941fd4caeSFaiz Abbas 44041fd4caeSFaiz Abbas pm_runtime_put: 44141fd4caeSFaiz Abbas pm_runtime_put_sync(dev); 44241fd4caeSFaiz Abbas pm_runtime_disable: 44341fd4caeSFaiz Abbas pm_runtime_disable(dev); 44441fd4caeSFaiz Abbas err_pltfm_free: 44541fd4caeSFaiz Abbas sdhci_pltfm_free(pdev); 44641fd4caeSFaiz Abbas return ret; 44741fd4caeSFaiz Abbas } 44841fd4caeSFaiz Abbas 44941fd4caeSFaiz Abbas static int sdhci_am654_remove(struct platform_device *pdev) 45041fd4caeSFaiz Abbas { 45141fd4caeSFaiz Abbas struct sdhci_host *host = platform_get_drvdata(pdev); 45241fd4caeSFaiz Abbas int ret; 45341fd4caeSFaiz Abbas 45441fd4caeSFaiz Abbas sdhci_remove_host(host, true); 45541fd4caeSFaiz Abbas ret = pm_runtime_put_sync(&pdev->dev); 45641fd4caeSFaiz Abbas if (ret < 0) 45741fd4caeSFaiz Abbas return ret; 45841fd4caeSFaiz Abbas 45941fd4caeSFaiz Abbas pm_runtime_disable(&pdev->dev); 46041fd4caeSFaiz Abbas sdhci_pltfm_free(pdev); 46141fd4caeSFaiz Abbas 46241fd4caeSFaiz Abbas return 0; 46341fd4caeSFaiz Abbas } 46441fd4caeSFaiz Abbas 46541fd4caeSFaiz Abbas static struct platform_driver sdhci_am654_driver = { 46641fd4caeSFaiz Abbas .driver = { 46741fd4caeSFaiz Abbas .name = "sdhci-am654", 46841fd4caeSFaiz Abbas .of_match_table = sdhci_am654_of_match, 46941fd4caeSFaiz Abbas }, 47041fd4caeSFaiz Abbas .probe = sdhci_am654_probe, 47141fd4caeSFaiz Abbas .remove = sdhci_am654_remove, 47241fd4caeSFaiz Abbas }; 47341fd4caeSFaiz Abbas 47441fd4caeSFaiz Abbas module_platform_driver(sdhci_am654_driver); 47541fd4caeSFaiz Abbas 47641fd4caeSFaiz Abbas MODULE_DESCRIPTION("Driver for SDHCI Controller on TI's AM654 devices"); 47741fd4caeSFaiz Abbas MODULE_AUTHOR("Faiz Abbas <faiz_abbas@ti.com>"); 47841fd4caeSFaiz Abbas MODULE_LICENSE("GPL"); 479