1 // SPDX-License-Identifier: GPL-2.0-only 2 /* Realtek USB SD/MMC Card Interface driver 3 * 4 * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved. 5 * 6 * Author: 7 * Roger Tseng <rogerable@realtek.com> 8 */ 9 10 #include <linux/module.h> 11 #include <linux/slab.h> 12 #include <linux/delay.h> 13 #include <linux/platform_device.h> 14 #include <linux/usb.h> 15 #include <linux/mmc/host.h> 16 #include <linux/mmc/mmc.h> 17 #include <linux/mmc/sd.h> 18 #include <linux/mmc/card.h> 19 #include <linux/scatterlist.h> 20 #include <linux/pm.h> 21 #include <linux/pm_runtime.h> 22 23 #include <linux/rtsx_usb.h> 24 #include <asm/unaligned.h> 25 26 #if defined(CONFIG_LEDS_CLASS) || (defined(CONFIG_LEDS_CLASS_MODULE) && \ 27 defined(CONFIG_MMC_REALTEK_USB_MODULE)) 28 #include <linux/leds.h> 29 #include <linux/workqueue.h> 30 #define RTSX_USB_USE_LEDS_CLASS 31 #endif 32 33 struct rtsx_usb_sdmmc { 34 struct platform_device *pdev; 35 struct rtsx_ucr *ucr; 36 struct mmc_host *mmc; 37 struct mmc_request *mrq; 38 39 struct mutex host_mutex; 40 41 u8 ssc_depth; 42 unsigned int clock; 43 bool vpclk; 44 bool double_clk; 45 bool host_removal; 46 bool card_exist; 47 bool initial_mode; 48 bool ddr_mode; 49 50 unsigned char power_mode; 51 52 #ifdef RTSX_USB_USE_LEDS_CLASS 53 struct led_classdev led; 54 char led_name[32]; 55 struct work_struct led_work; 56 #endif 57 }; 58 59 static inline struct device *sdmmc_dev(struct rtsx_usb_sdmmc *host) 60 { 61 return &(host->pdev->dev); 62 } 63 64 static inline void sd_clear_error(struct rtsx_usb_sdmmc *host) 65 { 66 struct rtsx_ucr *ucr = host->ucr; 67 rtsx_usb_ep0_write_register(ucr, CARD_STOP, 68 SD_STOP | SD_CLR_ERR, 69 SD_STOP | SD_CLR_ERR); 70 71 rtsx_usb_clear_dma_err(ucr); 72 rtsx_usb_clear_fsm_err(ucr); 73 } 74 75 #ifdef DEBUG 76 static void sd_print_debug_regs(struct rtsx_usb_sdmmc *host) 77 { 78 struct rtsx_ucr *ucr = host->ucr; 79 u8 val = 0; 80 81 rtsx_usb_ep0_read_register(ucr, SD_STAT1, &val); 82 dev_dbg(sdmmc_dev(host), "SD_STAT1: 0x%x\n", val); 83 rtsx_usb_ep0_read_register(ucr, SD_STAT2, &val); 84 dev_dbg(sdmmc_dev(host), "SD_STAT2: 0x%x\n", val); 85 rtsx_usb_ep0_read_register(ucr, SD_BUS_STAT, &val); 86 dev_dbg(sdmmc_dev(host), "SD_BUS_STAT: 0x%x\n", val); 87 } 88 #else 89 #define sd_print_debug_regs(host) 90 #endif /* DEBUG */ 91 92 static int sd_read_data(struct rtsx_usb_sdmmc *host, struct mmc_command *cmd, 93 u16 byte_cnt, u8 *buf, int buf_len, int timeout) 94 { 95 struct rtsx_ucr *ucr = host->ucr; 96 int err; 97 u8 trans_mode; 98 99 if (!buf) 100 buf_len = 0; 101 102 rtsx_usb_init_cmd(ucr); 103 if (cmd != NULL) { 104 dev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD%d\n", __func__ 105 , cmd->opcode); 106 if (cmd->opcode == MMC_SEND_TUNING_BLOCK) 107 trans_mode = SD_TM_AUTO_TUNING; 108 else 109 trans_mode = SD_TM_NORMAL_READ; 110 111 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 112 SD_CMD0, 0xFF, (u8)(cmd->opcode) | 0x40); 113 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 114 SD_CMD1, 0xFF, (u8)(cmd->arg >> 24)); 115 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 116 SD_CMD2, 0xFF, (u8)(cmd->arg >> 16)); 117 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 118 SD_CMD3, 0xFF, (u8)(cmd->arg >> 8)); 119 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 120 SD_CMD4, 0xFF, (u8)cmd->arg); 121 } else { 122 trans_mode = SD_TM_AUTO_READ_3; 123 } 124 125 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, (u8)byte_cnt); 126 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_H, 127 0xFF, (u8)(byte_cnt >> 8)); 128 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_L, 0xFF, 1); 129 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_H, 0xFF, 0); 130 131 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG2, 0xFF, 132 SD_CALCULATE_CRC7 | SD_CHECK_CRC16 | 133 SD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_6); 134 if (trans_mode != SD_TM_AUTO_TUNING) 135 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 136 CARD_DATA_SOURCE, 0x01, PINGPONG_BUFFER); 137 138 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_TRANSFER, 139 0xFF, trans_mode | SD_TRANSFER_START); 140 rtsx_usb_add_cmd(ucr, CHECK_REG_CMD, SD_TRANSFER, 141 SD_TRANSFER_END, SD_TRANSFER_END); 142 143 if (cmd != NULL) { 144 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD1, 0, 0); 145 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD2, 0, 0); 146 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD3, 0, 0); 147 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD4, 0, 0); 148 } 149 150 err = rtsx_usb_send_cmd(ucr, MODE_CR, timeout); 151 if (err) { 152 dev_dbg(sdmmc_dev(host), 153 "rtsx_usb_send_cmd failed (err = %d)\n", err); 154 return err; 155 } 156 157 err = rtsx_usb_get_rsp(ucr, !cmd ? 1 : 5, timeout); 158 if (err || (ucr->rsp_buf[0] & SD_TRANSFER_ERR)) { 159 sd_print_debug_regs(host); 160 161 if (!err) { 162 dev_dbg(sdmmc_dev(host), 163 "Transfer failed (SD_TRANSFER = %02x)\n", 164 ucr->rsp_buf[0]); 165 err = -EIO; 166 } else { 167 dev_dbg(sdmmc_dev(host), 168 "rtsx_usb_get_rsp failed (err = %d)\n", err); 169 } 170 171 return err; 172 } 173 174 if (cmd != NULL) { 175 cmd->resp[0] = get_unaligned_be32(ucr->rsp_buf + 1); 176 dev_dbg(sdmmc_dev(host), "cmd->resp[0] = 0x%08x\n", 177 cmd->resp[0]); 178 } 179 180 if (buf && buf_len) { 181 /* 2-byte aligned part */ 182 err = rtsx_usb_read_ppbuf(ucr, buf, byte_cnt - (byte_cnt % 2)); 183 if (err) { 184 dev_dbg(sdmmc_dev(host), 185 "rtsx_usb_read_ppbuf failed (err = %d)\n", err); 186 return err; 187 } 188 189 /* unaligned byte */ 190 if (byte_cnt % 2) 191 return rtsx_usb_read_register(ucr, 192 PPBUF_BASE2 + byte_cnt, 193 buf + byte_cnt - 1); 194 } 195 196 return 0; 197 } 198 199 static int sd_write_data(struct rtsx_usb_sdmmc *host, struct mmc_command *cmd, 200 u16 byte_cnt, u8 *buf, int buf_len, int timeout) 201 { 202 struct rtsx_ucr *ucr = host->ucr; 203 int err; 204 u8 trans_mode; 205 206 if (!buf) 207 buf_len = 0; 208 209 if (buf && buf_len) { 210 err = rtsx_usb_write_ppbuf(ucr, buf, buf_len); 211 if (err) { 212 dev_dbg(sdmmc_dev(host), 213 "rtsx_usb_write_ppbuf failed (err = %d)\n", 214 err); 215 return err; 216 } 217 } 218 219 trans_mode = (cmd != NULL) ? SD_TM_AUTO_WRITE_2 : SD_TM_AUTO_WRITE_3; 220 rtsx_usb_init_cmd(ucr); 221 222 if (cmd != NULL) { 223 dev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD%d\n", __func__, 224 cmd->opcode); 225 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 226 SD_CMD0, 0xFF, (u8)(cmd->opcode) | 0x40); 227 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 228 SD_CMD1, 0xFF, (u8)(cmd->arg >> 24)); 229 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 230 SD_CMD2, 0xFF, (u8)(cmd->arg >> 16)); 231 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 232 SD_CMD3, 0xFF, (u8)(cmd->arg >> 8)); 233 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 234 SD_CMD4, 0xFF, (u8)cmd->arg); 235 } 236 237 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, (u8)byte_cnt); 238 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_H, 239 0xFF, (u8)(byte_cnt >> 8)); 240 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_L, 0xFF, 1); 241 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_H, 0xFF, 0); 242 243 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG2, 0xFF, 244 SD_CALCULATE_CRC7 | SD_CHECK_CRC16 | 245 SD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_6); 246 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 247 CARD_DATA_SOURCE, 0x01, PINGPONG_BUFFER); 248 249 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_TRANSFER, 0xFF, 250 trans_mode | SD_TRANSFER_START); 251 rtsx_usb_add_cmd(ucr, CHECK_REG_CMD, SD_TRANSFER, 252 SD_TRANSFER_END, SD_TRANSFER_END); 253 254 if (cmd != NULL) { 255 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD1, 0, 0); 256 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD2, 0, 0); 257 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD3, 0, 0); 258 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_CMD4, 0, 0); 259 } 260 261 err = rtsx_usb_send_cmd(ucr, MODE_CR, timeout); 262 if (err) { 263 dev_dbg(sdmmc_dev(host), 264 "rtsx_usb_send_cmd failed (err = %d)\n", err); 265 return err; 266 } 267 268 err = rtsx_usb_get_rsp(ucr, !cmd ? 1 : 5, timeout); 269 if (err) { 270 sd_print_debug_regs(host); 271 dev_dbg(sdmmc_dev(host), 272 "rtsx_usb_get_rsp failed (err = %d)\n", err); 273 return err; 274 } 275 276 if (cmd != NULL) { 277 cmd->resp[0] = get_unaligned_be32(ucr->rsp_buf + 1); 278 dev_dbg(sdmmc_dev(host), "cmd->resp[0] = 0x%08x\n", 279 cmd->resp[0]); 280 } 281 282 return 0; 283 } 284 285 static void sd_send_cmd_get_rsp(struct rtsx_usb_sdmmc *host, 286 struct mmc_command *cmd) 287 { 288 struct rtsx_ucr *ucr = host->ucr; 289 u8 cmd_idx = (u8)cmd->opcode; 290 u32 arg = cmd->arg; 291 int err = 0; 292 int timeout = 100; 293 int i; 294 u8 *ptr; 295 int stat_idx = 0; 296 int len = 2; 297 u8 rsp_type; 298 299 dev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD %d, arg = 0x%08x\n", 300 __func__, cmd_idx, arg); 301 302 /* Response type: 303 * R0 304 * R1, R5, R6, R7 305 * R1b 306 * R2 307 * R3, R4 308 */ 309 switch (mmc_resp_type(cmd)) { 310 case MMC_RSP_NONE: 311 rsp_type = SD_RSP_TYPE_R0; 312 break; 313 case MMC_RSP_R1: 314 rsp_type = SD_RSP_TYPE_R1; 315 break; 316 case MMC_RSP_R1_NO_CRC: 317 rsp_type = SD_RSP_TYPE_R1 | SD_NO_CHECK_CRC7; 318 break; 319 case MMC_RSP_R1B: 320 rsp_type = SD_RSP_TYPE_R1b; 321 break; 322 case MMC_RSP_R2: 323 rsp_type = SD_RSP_TYPE_R2; 324 break; 325 case MMC_RSP_R3: 326 rsp_type = SD_RSP_TYPE_R3; 327 break; 328 default: 329 dev_dbg(sdmmc_dev(host), "cmd->flag is not valid\n"); 330 err = -EINVAL; 331 goto out; 332 } 333 334 if (rsp_type == SD_RSP_TYPE_R1b) 335 timeout = cmd->busy_timeout ? cmd->busy_timeout : 3000; 336 337 if (cmd->opcode == SD_SWITCH_VOLTAGE) { 338 err = rtsx_usb_write_register(ucr, SD_BUS_STAT, 339 SD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 340 SD_CLK_TOGGLE_EN); 341 if (err) 342 goto out; 343 } 344 345 rtsx_usb_init_cmd(ucr); 346 347 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CMD0, 0xFF, 0x40 | cmd_idx); 348 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CMD1, 0xFF, (u8)(arg >> 24)); 349 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CMD2, 0xFF, (u8)(arg >> 16)); 350 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CMD3, 0xFF, (u8)(arg >> 8)); 351 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CMD4, 0xFF, (u8)arg); 352 353 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG2, 0xFF, rsp_type); 354 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_DATA_SOURCE, 355 0x01, PINGPONG_BUFFER); 356 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_TRANSFER, 357 0xFF, SD_TM_CMD_RSP | SD_TRANSFER_START); 358 rtsx_usb_add_cmd(ucr, CHECK_REG_CMD, SD_TRANSFER, 359 SD_TRANSFER_END | SD_STAT_IDLE, 360 SD_TRANSFER_END | SD_STAT_IDLE); 361 362 if (rsp_type == SD_RSP_TYPE_R2) { 363 /* Read data from ping-pong buffer */ 364 for (i = PPBUF_BASE2; i < PPBUF_BASE2 + 16; i++) 365 rtsx_usb_add_cmd(ucr, READ_REG_CMD, (u16)i, 0, 0); 366 stat_idx = 16; 367 } else if (rsp_type != SD_RSP_TYPE_R0) { 368 /* Read data from SD_CMDx registers */ 369 for (i = SD_CMD0; i <= SD_CMD4; i++) 370 rtsx_usb_add_cmd(ucr, READ_REG_CMD, (u16)i, 0, 0); 371 stat_idx = 5; 372 } 373 len += stat_idx; 374 375 rtsx_usb_add_cmd(ucr, READ_REG_CMD, SD_STAT1, 0, 0); 376 377 err = rtsx_usb_send_cmd(ucr, MODE_CR, 100); 378 if (err) { 379 dev_dbg(sdmmc_dev(host), 380 "rtsx_usb_send_cmd error (err = %d)\n", err); 381 goto out; 382 } 383 384 err = rtsx_usb_get_rsp(ucr, len, timeout); 385 if (err || (ucr->rsp_buf[0] & SD_TRANSFER_ERR)) { 386 sd_print_debug_regs(host); 387 sd_clear_error(host); 388 389 if (!err) { 390 dev_dbg(sdmmc_dev(host), 391 "Transfer failed (SD_TRANSFER = %02x)\n", 392 ucr->rsp_buf[0]); 393 err = -EIO; 394 } else { 395 dev_dbg(sdmmc_dev(host), 396 "rtsx_usb_get_rsp failed (err = %d)\n", err); 397 } 398 399 goto out; 400 } 401 402 if (rsp_type == SD_RSP_TYPE_R0) { 403 err = 0; 404 goto out; 405 } 406 407 /* Skip result of CHECK_REG_CMD */ 408 ptr = ucr->rsp_buf + 1; 409 410 /* Check (Start,Transmission) bit of Response */ 411 if ((ptr[0] & 0xC0) != 0) { 412 err = -EILSEQ; 413 dev_dbg(sdmmc_dev(host), "Invalid response bit\n"); 414 goto out; 415 } 416 417 /* Check CRC7 */ 418 if (!(rsp_type & SD_NO_CHECK_CRC7)) { 419 if (ptr[stat_idx] & SD_CRC7_ERR) { 420 err = -EILSEQ; 421 dev_dbg(sdmmc_dev(host), "CRC7 error\n"); 422 goto out; 423 } 424 } 425 426 if (rsp_type == SD_RSP_TYPE_R2) { 427 /* 428 * The controller offloads the last byte {CRC-7, end bit 1'b1} 429 * of response type R2. Assign dummy CRC, 0, and end bit to the 430 * byte(ptr[16], goes into the LSB of resp[3] later). 431 */ 432 ptr[16] = 1; 433 434 for (i = 0; i < 4; i++) { 435 cmd->resp[i] = get_unaligned_be32(ptr + 1 + i * 4); 436 dev_dbg(sdmmc_dev(host), "cmd->resp[%d] = 0x%08x\n", 437 i, cmd->resp[i]); 438 } 439 } else { 440 cmd->resp[0] = get_unaligned_be32(ptr + 1); 441 dev_dbg(sdmmc_dev(host), "cmd->resp[0] = 0x%08x\n", 442 cmd->resp[0]); 443 } 444 445 out: 446 cmd->error = err; 447 } 448 449 static int sd_rw_multi(struct rtsx_usb_sdmmc *host, struct mmc_request *mrq) 450 { 451 struct rtsx_ucr *ucr = host->ucr; 452 struct mmc_data *data = mrq->data; 453 int read = (data->flags & MMC_DATA_READ) ? 1 : 0; 454 u8 cfg2, trans_mode; 455 int err; 456 u8 flag; 457 size_t data_len = data->blksz * data->blocks; 458 unsigned int pipe; 459 460 if (read) { 461 dev_dbg(sdmmc_dev(host), "%s: read %zu bytes\n", 462 __func__, data_len); 463 cfg2 = SD_CALCULATE_CRC7 | SD_CHECK_CRC16 | 464 SD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_0; 465 trans_mode = SD_TM_AUTO_READ_3; 466 } else { 467 dev_dbg(sdmmc_dev(host), "%s: write %zu bytes\n", 468 __func__, data_len); 469 cfg2 = SD_NO_CALCULATE_CRC7 | SD_CHECK_CRC16 | 470 SD_NO_WAIT_BUSY_END | SD_NO_CHECK_CRC7 | SD_RSP_LEN_0; 471 trans_mode = SD_TM_AUTO_WRITE_3; 472 } 473 474 rtsx_usb_init_cmd(ucr); 475 476 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, 0x00); 477 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BYTE_CNT_H, 0xFF, 0x02); 478 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_L, 479 0xFF, (u8)data->blocks); 480 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BLOCK_CNT_H, 481 0xFF, (u8)(data->blocks >> 8)); 482 483 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_DATA_SOURCE, 484 0x01, RING_BUFFER); 485 486 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_TC3, 487 0xFF, (u8)(data_len >> 24)); 488 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_TC2, 489 0xFF, (u8)(data_len >> 16)); 490 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_TC1, 491 0xFF, (u8)(data_len >> 8)); 492 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_TC0, 493 0xFF, (u8)data_len); 494 if (read) { 495 flag = MODE_CDIR; 496 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_CTL, 497 0x03 | DMA_PACK_SIZE_MASK, 498 DMA_DIR_FROM_CARD | DMA_EN | DMA_512); 499 } else { 500 flag = MODE_CDOR; 501 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, MC_DMA_CTL, 502 0x03 | DMA_PACK_SIZE_MASK, 503 DMA_DIR_TO_CARD | DMA_EN | DMA_512); 504 } 505 506 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2); 507 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_TRANSFER, 0xFF, 508 trans_mode | SD_TRANSFER_START); 509 rtsx_usb_add_cmd(ucr, CHECK_REG_CMD, SD_TRANSFER, 510 SD_TRANSFER_END, SD_TRANSFER_END); 511 512 err = rtsx_usb_send_cmd(ucr, flag, 100); 513 if (err) 514 return err; 515 516 if (read) 517 pipe = usb_rcvbulkpipe(ucr->pusb_dev, EP_BULK_IN); 518 else 519 pipe = usb_sndbulkpipe(ucr->pusb_dev, EP_BULK_OUT); 520 521 err = rtsx_usb_transfer_data(ucr, pipe, data->sg, data_len, 522 data->sg_len, NULL, 10000); 523 if (err) { 524 dev_dbg(sdmmc_dev(host), "rtsx_usb_transfer_data error %d\n" 525 , err); 526 sd_clear_error(host); 527 return err; 528 } 529 530 return rtsx_usb_get_rsp(ucr, 1, 2000); 531 } 532 533 static inline void sd_enable_initial_mode(struct rtsx_usb_sdmmc *host) 534 { 535 rtsx_usb_write_register(host->ucr, SD_CFG1, 536 SD_CLK_DIVIDE_MASK, SD_CLK_DIVIDE_128); 537 } 538 539 static inline void sd_disable_initial_mode(struct rtsx_usb_sdmmc *host) 540 { 541 rtsx_usb_write_register(host->ucr, SD_CFG1, 542 SD_CLK_DIVIDE_MASK, SD_CLK_DIVIDE_0); 543 } 544 545 static void sd_normal_rw(struct rtsx_usb_sdmmc *host, 546 struct mmc_request *mrq) 547 { 548 struct mmc_command *cmd = mrq->cmd; 549 struct mmc_data *data = mrq->data; 550 u8 *buf; 551 552 buf = kzalloc(data->blksz, GFP_NOIO); 553 if (!buf) { 554 cmd->error = -ENOMEM; 555 return; 556 } 557 558 if (data->flags & MMC_DATA_READ) { 559 if (host->initial_mode) 560 sd_disable_initial_mode(host); 561 562 cmd->error = sd_read_data(host, cmd, (u16)data->blksz, buf, 563 data->blksz, 200); 564 565 if (host->initial_mode) 566 sd_enable_initial_mode(host); 567 568 sg_copy_from_buffer(data->sg, data->sg_len, buf, data->blksz); 569 } else { 570 sg_copy_to_buffer(data->sg, data->sg_len, buf, data->blksz); 571 572 cmd->error = sd_write_data(host, cmd, (u16)data->blksz, buf, 573 data->blksz, 200); 574 } 575 576 kfree(buf); 577 } 578 579 static int sd_change_phase(struct rtsx_usb_sdmmc *host, u8 sample_point, int tx) 580 { 581 struct rtsx_ucr *ucr = host->ucr; 582 int err; 583 584 dev_dbg(sdmmc_dev(host), "%s: %s sample_point = %d\n", 585 __func__, tx ? "TX" : "RX", sample_point); 586 587 rtsx_usb_init_cmd(ucr); 588 589 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CLK_DIV, CLK_CHANGE, CLK_CHANGE); 590 591 if (tx) 592 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_VPCLK0_CTL, 593 0x0F, sample_point); 594 else 595 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_VPCLK1_CTL, 596 0x0F, sample_point); 597 598 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_VPCLK0_CTL, PHASE_NOT_RESET, 0); 599 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_VPCLK0_CTL, 600 PHASE_NOT_RESET, PHASE_NOT_RESET); 601 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CLK_DIV, CLK_CHANGE, 0); 602 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, SD_ASYNC_FIFO_RST, 0); 603 604 err = rtsx_usb_send_cmd(ucr, MODE_C, 100); 605 if (err) 606 return err; 607 608 return 0; 609 } 610 611 static inline u32 get_phase_point(u32 phase_map, unsigned int idx) 612 { 613 idx &= MAX_PHASE; 614 return phase_map & (1 << idx); 615 } 616 617 static int get_phase_len(u32 phase_map, unsigned int idx) 618 { 619 int i; 620 621 for (i = 0; i < MAX_PHASE + 1; i++) { 622 if (get_phase_point(phase_map, idx + i) == 0) 623 return i; 624 } 625 return MAX_PHASE + 1; 626 } 627 628 static u8 sd_search_final_phase(struct rtsx_usb_sdmmc *host, u32 phase_map) 629 { 630 int start = 0, len = 0; 631 int start_final = 0, len_final = 0; 632 u8 final_phase = 0xFF; 633 634 if (phase_map == 0) { 635 dev_dbg(sdmmc_dev(host), "Phase: [map:%x]\n", phase_map); 636 return final_phase; 637 } 638 639 while (start < MAX_PHASE + 1) { 640 len = get_phase_len(phase_map, start); 641 if (len_final < len) { 642 start_final = start; 643 len_final = len; 644 } 645 start += len ? len : 1; 646 } 647 648 final_phase = (start_final + len_final / 2) & MAX_PHASE; 649 dev_dbg(sdmmc_dev(host), "Phase: [map:%x] [maxlen:%d] [final:%d]\n", 650 phase_map, len_final, final_phase); 651 652 return final_phase; 653 } 654 655 static void sd_wait_data_idle(struct rtsx_usb_sdmmc *host) 656 { 657 int i; 658 u8 val = 0; 659 660 for (i = 0; i < 100; i++) { 661 rtsx_usb_ep0_read_register(host->ucr, SD_DATA_STATE, &val); 662 if (val & SD_DATA_IDLE) 663 return; 664 665 usleep_range(100, 1000); 666 } 667 } 668 669 static int sd_tuning_rx_cmd(struct rtsx_usb_sdmmc *host, 670 u8 opcode, u8 sample_point) 671 { 672 int err; 673 struct mmc_command cmd = {}; 674 675 err = sd_change_phase(host, sample_point, 0); 676 if (err) 677 return err; 678 679 cmd.opcode = MMC_SEND_TUNING_BLOCK; 680 err = sd_read_data(host, &cmd, 0x40, NULL, 0, 100); 681 if (err) { 682 /* Wait till SD DATA IDLE */ 683 sd_wait_data_idle(host); 684 sd_clear_error(host); 685 return err; 686 } 687 688 return 0; 689 } 690 691 static void sd_tuning_phase(struct rtsx_usb_sdmmc *host, 692 u8 opcode, u16 *phase_map) 693 { 694 int err, i; 695 u16 raw_phase_map = 0; 696 697 for (i = MAX_PHASE; i >= 0; i--) { 698 err = sd_tuning_rx_cmd(host, opcode, (u8)i); 699 if (!err) 700 raw_phase_map |= 1 << i; 701 } 702 703 if (phase_map) 704 *phase_map = raw_phase_map; 705 } 706 707 static int sd_tuning_rx(struct rtsx_usb_sdmmc *host, u8 opcode) 708 { 709 int err, i; 710 u16 raw_phase_map[RX_TUNING_CNT] = {0}, phase_map; 711 u8 final_phase; 712 713 /* setting fixed default TX phase */ 714 err = sd_change_phase(host, 0x01, 1); 715 if (err) { 716 dev_dbg(sdmmc_dev(host), "TX phase setting failed\n"); 717 return err; 718 } 719 720 /* tuning RX phase */ 721 for (i = 0; i < RX_TUNING_CNT; i++) { 722 sd_tuning_phase(host, opcode, &(raw_phase_map[i])); 723 724 if (raw_phase_map[i] == 0) 725 break; 726 } 727 728 phase_map = 0xFFFF; 729 for (i = 0; i < RX_TUNING_CNT; i++) { 730 dev_dbg(sdmmc_dev(host), "RX raw_phase_map[%d] = 0x%04x\n", 731 i, raw_phase_map[i]); 732 phase_map &= raw_phase_map[i]; 733 } 734 dev_dbg(sdmmc_dev(host), "RX phase_map = 0x%04x\n", phase_map); 735 736 if (phase_map) { 737 final_phase = sd_search_final_phase(host, phase_map); 738 if (final_phase == 0xFF) 739 return -EINVAL; 740 741 err = sd_change_phase(host, final_phase, 0); 742 if (err) 743 return err; 744 } else { 745 return -EINVAL; 746 } 747 748 return 0; 749 } 750 751 static int sdmmc_get_ro(struct mmc_host *mmc) 752 { 753 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 754 struct rtsx_ucr *ucr = host->ucr; 755 int err; 756 u16 val; 757 758 if (host->host_removal) 759 return -ENOMEDIUM; 760 761 mutex_lock(&ucr->dev_mutex); 762 763 /* Check SD card detect */ 764 err = rtsx_usb_get_card_status(ucr, &val); 765 766 mutex_unlock(&ucr->dev_mutex); 767 768 769 /* Treat failed detection as non-ro */ 770 if (err) 771 return 0; 772 773 if (val & SD_WP) 774 return 1; 775 776 return 0; 777 } 778 779 static int sdmmc_get_cd(struct mmc_host *mmc) 780 { 781 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 782 struct rtsx_ucr *ucr = host->ucr; 783 int err; 784 u16 val; 785 786 if (host->host_removal) 787 return -ENOMEDIUM; 788 789 mutex_lock(&ucr->dev_mutex); 790 791 /* Check SD card detect */ 792 err = rtsx_usb_get_card_status(ucr, &val); 793 794 mutex_unlock(&ucr->dev_mutex); 795 796 /* Treat failed detection as non-exist */ 797 if (err) 798 goto no_card; 799 800 if (val & SD_CD) { 801 host->card_exist = true; 802 return 1; 803 } 804 805 no_card: 806 host->card_exist = false; 807 return 0; 808 } 809 810 static void sdmmc_request(struct mmc_host *mmc, struct mmc_request *mrq) 811 { 812 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 813 struct rtsx_ucr *ucr = host->ucr; 814 struct mmc_command *cmd = mrq->cmd; 815 struct mmc_data *data = mrq->data; 816 unsigned int data_size = 0; 817 818 dev_dbg(sdmmc_dev(host), "%s\n", __func__); 819 820 if (host->host_removal) { 821 cmd->error = -ENOMEDIUM; 822 goto finish; 823 } 824 825 if ((!host->card_exist)) { 826 cmd->error = -ENOMEDIUM; 827 goto finish_detect_card; 828 } 829 830 mutex_lock(&ucr->dev_mutex); 831 832 mutex_lock(&host->host_mutex); 833 host->mrq = mrq; 834 mutex_unlock(&host->host_mutex); 835 836 if (mrq->data) 837 data_size = data->blocks * data->blksz; 838 839 if (!data_size) { 840 sd_send_cmd_get_rsp(host, cmd); 841 } else if ((!(data_size % 512) && cmd->opcode != MMC_SEND_EXT_CSD) || 842 mmc_op_multi(cmd->opcode)) { 843 sd_send_cmd_get_rsp(host, cmd); 844 845 if (!cmd->error) { 846 sd_rw_multi(host, mrq); 847 848 if (mmc_op_multi(cmd->opcode) && mrq->stop) { 849 sd_send_cmd_get_rsp(host, mrq->stop); 850 rtsx_usb_write_register(ucr, MC_FIFO_CTL, 851 FIFO_FLUSH, FIFO_FLUSH); 852 } 853 } 854 } else { 855 sd_normal_rw(host, mrq); 856 } 857 858 if (mrq->data) { 859 if (cmd->error || data->error) 860 data->bytes_xfered = 0; 861 else 862 data->bytes_xfered = data->blocks * data->blksz; 863 } 864 865 mutex_unlock(&ucr->dev_mutex); 866 867 finish_detect_card: 868 if (cmd->error) { 869 /* 870 * detect card when fail to update card existence state and 871 * speed up card removal when retry 872 */ 873 sdmmc_get_cd(mmc); 874 dev_dbg(sdmmc_dev(host), "cmd->error = %d\n", cmd->error); 875 } 876 877 finish: 878 mutex_lock(&host->host_mutex); 879 host->mrq = NULL; 880 mutex_unlock(&host->host_mutex); 881 882 mmc_request_done(mmc, mrq); 883 } 884 885 static int sd_set_bus_width(struct rtsx_usb_sdmmc *host, 886 unsigned char bus_width) 887 { 888 int err = 0; 889 static const u8 width[] = { 890 [MMC_BUS_WIDTH_1] = SD_BUS_WIDTH_1BIT, 891 [MMC_BUS_WIDTH_4] = SD_BUS_WIDTH_4BIT, 892 [MMC_BUS_WIDTH_8] = SD_BUS_WIDTH_8BIT, 893 }; 894 895 if (bus_width <= MMC_BUS_WIDTH_8) 896 err = rtsx_usb_write_register(host->ucr, SD_CFG1, 897 0x03, width[bus_width]); 898 899 return err; 900 } 901 902 static int sd_pull_ctl_disable_lqfp48(struct rtsx_ucr *ucr) 903 { 904 rtsx_usb_init_cmd(ucr); 905 906 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL1, 0xFF, 0x55); 907 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL2, 0xFF, 0x55); 908 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL3, 0xFF, 0x95); 909 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL4, 0xFF, 0x55); 910 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL5, 0xFF, 0x55); 911 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL6, 0xFF, 0xA5); 912 913 return rtsx_usb_send_cmd(ucr, MODE_C, 100); 914 } 915 916 static int sd_pull_ctl_disable_qfn24(struct rtsx_ucr *ucr) 917 { 918 rtsx_usb_init_cmd(ucr); 919 920 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL1, 0xFF, 0x65); 921 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL2, 0xFF, 0x55); 922 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL3, 0xFF, 0x95); 923 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL4, 0xFF, 0x55); 924 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL5, 0xFF, 0x56); 925 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL6, 0xFF, 0x59); 926 927 return rtsx_usb_send_cmd(ucr, MODE_C, 100); 928 } 929 930 static int sd_pull_ctl_enable_lqfp48(struct rtsx_ucr *ucr) 931 { 932 rtsx_usb_init_cmd(ucr); 933 934 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL1, 0xFF, 0xAA); 935 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL2, 0xFF, 0xAA); 936 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL3, 0xFF, 0xA9); 937 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL4, 0xFF, 0x55); 938 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL5, 0xFF, 0x55); 939 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL6, 0xFF, 0xA5); 940 941 return rtsx_usb_send_cmd(ucr, MODE_C, 100); 942 } 943 944 static int sd_pull_ctl_enable_qfn24(struct rtsx_ucr *ucr) 945 { 946 rtsx_usb_init_cmd(ucr); 947 948 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL1, 0xFF, 0xA5); 949 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL2, 0xFF, 0x9A); 950 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL3, 0xFF, 0xA5); 951 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL4, 0xFF, 0x9A); 952 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL5, 0xFF, 0x65); 953 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PULL_CTL6, 0xFF, 0x5A); 954 955 return rtsx_usb_send_cmd(ucr, MODE_C, 100); 956 } 957 958 static int sd_power_on(struct rtsx_usb_sdmmc *host) 959 { 960 struct rtsx_ucr *ucr = host->ucr; 961 int err; 962 963 dev_dbg(sdmmc_dev(host), "%s\n", __func__); 964 rtsx_usb_init_cmd(ucr); 965 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_SELECT, 0x07, SD_MOD_SEL); 966 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_SHARE_MODE, 967 CARD_SHARE_MASK, CARD_SHARE_SD); 968 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_EN, 969 SD_CLK_EN, SD_CLK_EN); 970 err = rtsx_usb_send_cmd(ucr, MODE_C, 100); 971 if (err) 972 return err; 973 974 if (CHECK_PKG(ucr, LQFP48)) 975 err = sd_pull_ctl_enable_lqfp48(ucr); 976 else 977 err = sd_pull_ctl_enable_qfn24(ucr); 978 if (err) 979 return err; 980 981 err = rtsx_usb_write_register(ucr, CARD_PWR_CTL, 982 POWER_MASK, PARTIAL_POWER_ON); 983 if (err) 984 return err; 985 986 usleep_range(800, 1000); 987 988 rtsx_usb_init_cmd(ucr); 989 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PWR_CTL, 990 POWER_MASK|LDO3318_PWR_MASK, POWER_ON|LDO_ON); 991 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_OE, 992 SD_OUTPUT_EN, SD_OUTPUT_EN); 993 994 return rtsx_usb_send_cmd(ucr, MODE_C, 100); 995 } 996 997 static int sd_power_off(struct rtsx_usb_sdmmc *host) 998 { 999 struct rtsx_ucr *ucr = host->ucr; 1000 int err; 1001 1002 dev_dbg(sdmmc_dev(host), "%s\n", __func__); 1003 rtsx_usb_init_cmd(ucr); 1004 1005 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_EN, SD_CLK_EN, 0); 1006 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_OE, SD_OUTPUT_EN, 0); 1007 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PWR_CTL, 1008 POWER_MASK, POWER_OFF); 1009 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_PWR_CTL, 1010 POWER_MASK|LDO3318_PWR_MASK, POWER_OFF|LDO_SUSPEND); 1011 1012 err = rtsx_usb_send_cmd(ucr, MODE_C, 100); 1013 if (err) 1014 return err; 1015 1016 if (CHECK_PKG(ucr, LQFP48)) 1017 return sd_pull_ctl_disable_lqfp48(ucr); 1018 return sd_pull_ctl_disable_qfn24(ucr); 1019 } 1020 1021 static int sd_set_power_mode(struct rtsx_usb_sdmmc *host, 1022 unsigned char power_mode) 1023 { 1024 int err; 1025 1026 if (power_mode != MMC_POWER_OFF) 1027 power_mode = MMC_POWER_ON; 1028 1029 if (power_mode == host->power_mode) 1030 return 0; 1031 1032 if (power_mode == MMC_POWER_OFF) { 1033 err = sd_power_off(host); 1034 pm_runtime_put_noidle(sdmmc_dev(host)); 1035 } else { 1036 pm_runtime_get_noresume(sdmmc_dev(host)); 1037 err = sd_power_on(host); 1038 } 1039 1040 if (!err) 1041 host->power_mode = power_mode; 1042 1043 return err; 1044 } 1045 1046 static int sd_set_timing(struct rtsx_usb_sdmmc *host, 1047 unsigned char timing, bool *ddr_mode) 1048 { 1049 struct rtsx_ucr *ucr = host->ucr; 1050 int err; 1051 1052 *ddr_mode = false; 1053 1054 rtsx_usb_init_cmd(ucr); 1055 1056 switch (timing) { 1057 case MMC_TIMING_UHS_SDR104: 1058 case MMC_TIMING_UHS_SDR50: 1059 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, 1060 0x0C | SD_ASYNC_FIFO_RST, 1061 SD_30_MODE | SD_ASYNC_FIFO_RST); 1062 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF, 1063 CRC_VAR_CLK0 | SD30_FIX_CLK | SAMPLE_VAR_CLK1); 1064 break; 1065 1066 case MMC_TIMING_UHS_DDR50: 1067 *ddr_mode = true; 1068 1069 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, 1070 0x0C | SD_ASYNC_FIFO_RST, 1071 SD_DDR_MODE | SD_ASYNC_FIFO_RST); 1072 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF, 1073 CRC_VAR_CLK0 | SD30_FIX_CLK | SAMPLE_VAR_CLK1); 1074 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_PUSH_POINT_CTL, 1075 DDR_VAR_TX_CMD_DAT, DDR_VAR_TX_CMD_DAT); 1076 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL, 1077 DDR_VAR_RX_DAT | DDR_VAR_RX_CMD, 1078 DDR_VAR_RX_DAT | DDR_VAR_RX_CMD); 1079 break; 1080 1081 case MMC_TIMING_MMC_HS: 1082 case MMC_TIMING_SD_HS: 1083 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, 1084 0x0C, SD_20_MODE); 1085 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF, 1086 CRC_FIX_CLK | SD30_VAR_CLK0 | SAMPLE_VAR_CLK1); 1087 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_PUSH_POINT_CTL, 1088 SD20_TX_SEL_MASK, SD20_TX_14_AHEAD); 1089 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL, 1090 SD20_RX_SEL_MASK, SD20_RX_14_DELAY); 1091 break; 1092 1093 default: 1094 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 1095 SD_CFG1, 0x0C, SD_20_MODE); 1096 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF, 1097 CRC_FIX_CLK | SD30_VAR_CLK0 | SAMPLE_VAR_CLK1); 1098 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, 1099 SD_PUSH_POINT_CTL, 0xFF, 0); 1100 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL, 1101 SD20_RX_SEL_MASK, SD20_RX_POS_EDGE); 1102 break; 1103 } 1104 1105 err = rtsx_usb_send_cmd(ucr, MODE_C, 100); 1106 1107 return err; 1108 } 1109 1110 static void sdmmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) 1111 { 1112 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 1113 struct rtsx_ucr *ucr = host->ucr; 1114 1115 dev_dbg(sdmmc_dev(host), "%s\n", __func__); 1116 mutex_lock(&ucr->dev_mutex); 1117 1118 sd_set_power_mode(host, ios->power_mode); 1119 sd_set_bus_width(host, ios->bus_width); 1120 sd_set_timing(host, ios->timing, &host->ddr_mode); 1121 1122 host->vpclk = false; 1123 host->double_clk = true; 1124 1125 switch (ios->timing) { 1126 case MMC_TIMING_UHS_SDR104: 1127 case MMC_TIMING_UHS_SDR50: 1128 host->ssc_depth = SSC_DEPTH_2M; 1129 host->vpclk = true; 1130 host->double_clk = false; 1131 break; 1132 case MMC_TIMING_UHS_DDR50: 1133 case MMC_TIMING_UHS_SDR25: 1134 host->ssc_depth = SSC_DEPTH_1M; 1135 break; 1136 default: 1137 host->ssc_depth = SSC_DEPTH_512K; 1138 break; 1139 } 1140 1141 host->initial_mode = (ios->clock <= 1000000) ? true : false; 1142 host->clock = ios->clock; 1143 1144 rtsx_usb_switch_clock(host->ucr, host->clock, host->ssc_depth, 1145 host->initial_mode, host->double_clk, host->vpclk); 1146 1147 mutex_unlock(&ucr->dev_mutex); 1148 dev_dbg(sdmmc_dev(host), "%s end\n", __func__); 1149 } 1150 1151 static int sdmmc_switch_voltage(struct mmc_host *mmc, struct mmc_ios *ios) 1152 { 1153 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 1154 struct rtsx_ucr *ucr = host->ucr; 1155 int err = 0; 1156 1157 dev_dbg(sdmmc_dev(host), "%s: signal_voltage = %d\n", 1158 __func__, ios->signal_voltage); 1159 1160 if (host->host_removal) 1161 return -ENOMEDIUM; 1162 1163 if (ios->signal_voltage == MMC_SIGNAL_VOLTAGE_120) 1164 return -EPERM; 1165 1166 mutex_lock(&ucr->dev_mutex); 1167 1168 err = rtsx_usb_card_exclusive_check(ucr, RTSX_USB_SD_CARD); 1169 if (err) { 1170 mutex_unlock(&ucr->dev_mutex); 1171 return err; 1172 } 1173 1174 /* Let mmc core do the busy checking, simply stop the forced-toggle 1175 * clock(while issuing CMD11) and switch voltage. 1176 */ 1177 rtsx_usb_init_cmd(ucr); 1178 1179 if (ios->signal_voltage == MMC_SIGNAL_VOLTAGE_330) { 1180 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_PAD_CTL, 1181 SD_IO_USING_1V8, SD_IO_USING_3V3); 1182 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, LDO_POWER_CFG, 1183 TUNE_SD18_MASK, TUNE_SD18_3V3); 1184 } else { 1185 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_BUS_STAT, 1186 SD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 1187 SD_CLK_FORCE_STOP); 1188 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_PAD_CTL, 1189 SD_IO_USING_1V8, SD_IO_USING_1V8); 1190 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, LDO_POWER_CFG, 1191 TUNE_SD18_MASK, TUNE_SD18_1V8); 1192 } 1193 1194 err = rtsx_usb_send_cmd(ucr, MODE_C, 100); 1195 mutex_unlock(&ucr->dev_mutex); 1196 1197 return err; 1198 } 1199 1200 static int sdmmc_card_busy(struct mmc_host *mmc) 1201 { 1202 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 1203 struct rtsx_ucr *ucr = host->ucr; 1204 int err; 1205 u8 stat; 1206 u8 mask = SD_DAT3_STATUS | SD_DAT2_STATUS | SD_DAT1_STATUS 1207 | SD_DAT0_STATUS; 1208 1209 dev_dbg(sdmmc_dev(host), "%s\n", __func__); 1210 1211 mutex_lock(&ucr->dev_mutex); 1212 1213 err = rtsx_usb_write_register(ucr, SD_BUS_STAT, 1214 SD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 1215 SD_CLK_TOGGLE_EN); 1216 if (err) 1217 goto out; 1218 1219 mdelay(1); 1220 1221 err = rtsx_usb_read_register(ucr, SD_BUS_STAT, &stat); 1222 if (err) 1223 goto out; 1224 1225 err = rtsx_usb_write_register(ucr, SD_BUS_STAT, 1226 SD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 0); 1227 out: 1228 mutex_unlock(&ucr->dev_mutex); 1229 1230 if (err) 1231 return err; 1232 1233 /* check if any pin between dat[0:3] is low */ 1234 if ((stat & mask) != mask) 1235 return 1; 1236 else 1237 return 0; 1238 } 1239 1240 static int sdmmc_execute_tuning(struct mmc_host *mmc, u32 opcode) 1241 { 1242 struct rtsx_usb_sdmmc *host = mmc_priv(mmc); 1243 struct rtsx_ucr *ucr = host->ucr; 1244 int err = 0; 1245 1246 if (host->host_removal) 1247 return -ENOMEDIUM; 1248 1249 mutex_lock(&ucr->dev_mutex); 1250 1251 if (!host->ddr_mode) 1252 err = sd_tuning_rx(host, MMC_SEND_TUNING_BLOCK); 1253 1254 mutex_unlock(&ucr->dev_mutex); 1255 1256 return err; 1257 } 1258 1259 static const struct mmc_host_ops rtsx_usb_sdmmc_ops = { 1260 .request = sdmmc_request, 1261 .set_ios = sdmmc_set_ios, 1262 .get_ro = sdmmc_get_ro, 1263 .get_cd = sdmmc_get_cd, 1264 .start_signal_voltage_switch = sdmmc_switch_voltage, 1265 .card_busy = sdmmc_card_busy, 1266 .execute_tuning = sdmmc_execute_tuning, 1267 }; 1268 1269 #ifdef RTSX_USB_USE_LEDS_CLASS 1270 static void rtsx_usb_led_control(struct led_classdev *led, 1271 enum led_brightness brightness) 1272 { 1273 struct rtsx_usb_sdmmc *host = container_of(led, 1274 struct rtsx_usb_sdmmc, led); 1275 1276 if (host->host_removal) 1277 return; 1278 1279 host->led.brightness = brightness; 1280 schedule_work(&host->led_work); 1281 } 1282 1283 static void rtsx_usb_update_led(struct work_struct *work) 1284 { 1285 struct rtsx_usb_sdmmc *host = 1286 container_of(work, struct rtsx_usb_sdmmc, led_work); 1287 struct rtsx_ucr *ucr = host->ucr; 1288 1289 pm_runtime_get_noresume(sdmmc_dev(host)); 1290 mutex_lock(&ucr->dev_mutex); 1291 1292 if (host->power_mode == MMC_POWER_OFF) 1293 goto out; 1294 1295 if (host->led.brightness == LED_OFF) 1296 rtsx_usb_turn_off_led(ucr); 1297 else 1298 rtsx_usb_turn_on_led(ucr); 1299 1300 out: 1301 mutex_unlock(&ucr->dev_mutex); 1302 pm_runtime_put_sync_suspend(sdmmc_dev(host)); 1303 } 1304 #endif 1305 1306 static void rtsx_usb_init_host(struct rtsx_usb_sdmmc *host) 1307 { 1308 struct mmc_host *mmc = host->mmc; 1309 1310 mmc->f_min = 250000; 1311 mmc->f_max = 208000000; 1312 mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34 | MMC_VDD_165_195; 1313 mmc->caps = MMC_CAP_4_BIT_DATA | MMC_CAP_SD_HIGHSPEED | 1314 MMC_CAP_MMC_HIGHSPEED | MMC_CAP_BUS_WIDTH_TEST | 1315 MMC_CAP_UHS_SDR12 | MMC_CAP_UHS_SDR25 | MMC_CAP_UHS_SDR50 | 1316 MMC_CAP_SYNC_RUNTIME_PM; 1317 mmc->caps2 = MMC_CAP2_NO_PRESCAN_POWERUP | MMC_CAP2_FULL_PWR_CYCLE | 1318 MMC_CAP2_NO_SDIO; 1319 1320 mmc->max_current_330 = 400; 1321 mmc->max_current_180 = 800; 1322 mmc->ops = &rtsx_usb_sdmmc_ops; 1323 mmc->max_segs = 256; 1324 mmc->max_seg_size = 65536; 1325 mmc->max_blk_size = 512; 1326 mmc->max_blk_count = 65535; 1327 mmc->max_req_size = 524288; 1328 1329 host->power_mode = MMC_POWER_OFF; 1330 } 1331 1332 static int rtsx_usb_sdmmc_drv_probe(struct platform_device *pdev) 1333 { 1334 struct mmc_host *mmc; 1335 struct rtsx_usb_sdmmc *host; 1336 struct rtsx_ucr *ucr; 1337 #ifdef RTSX_USB_USE_LEDS_CLASS 1338 int err; 1339 #endif 1340 1341 ucr = usb_get_intfdata(to_usb_interface(pdev->dev.parent)); 1342 if (!ucr) 1343 return -ENXIO; 1344 1345 dev_dbg(&(pdev->dev), ": Realtek USB SD/MMC controller found\n"); 1346 1347 mmc = mmc_alloc_host(sizeof(*host), &pdev->dev); 1348 if (!mmc) 1349 return -ENOMEM; 1350 1351 host = mmc_priv(mmc); 1352 host->ucr = ucr; 1353 host->mmc = mmc; 1354 host->pdev = pdev; 1355 platform_set_drvdata(pdev, host); 1356 1357 mutex_init(&host->host_mutex); 1358 rtsx_usb_init_host(host); 1359 pm_runtime_enable(&pdev->dev); 1360 1361 #ifdef RTSX_USB_USE_LEDS_CLASS 1362 snprintf(host->led_name, sizeof(host->led_name), 1363 "%s::", mmc_hostname(mmc)); 1364 host->led.name = host->led_name; 1365 host->led.brightness = LED_OFF; 1366 host->led.default_trigger = mmc_hostname(mmc); 1367 host->led.brightness_set = rtsx_usb_led_control; 1368 1369 err = led_classdev_register(mmc_dev(mmc), &host->led); 1370 if (err) 1371 dev_err(&(pdev->dev), 1372 "Failed to register LED device: %d\n", err); 1373 INIT_WORK(&host->led_work, rtsx_usb_update_led); 1374 1375 #endif 1376 mmc_add_host(mmc); 1377 1378 return 0; 1379 } 1380 1381 static int rtsx_usb_sdmmc_drv_remove(struct platform_device *pdev) 1382 { 1383 struct rtsx_usb_sdmmc *host = platform_get_drvdata(pdev); 1384 struct mmc_host *mmc; 1385 1386 if (!host) 1387 return 0; 1388 1389 mmc = host->mmc; 1390 host->host_removal = true; 1391 1392 mutex_lock(&host->host_mutex); 1393 if (host->mrq) { 1394 dev_dbg(&(pdev->dev), 1395 "%s: Controller removed during transfer\n", 1396 mmc_hostname(mmc)); 1397 host->mrq->cmd->error = -ENOMEDIUM; 1398 if (host->mrq->stop) 1399 host->mrq->stop->error = -ENOMEDIUM; 1400 mmc_request_done(mmc, host->mrq); 1401 } 1402 mutex_unlock(&host->host_mutex); 1403 1404 mmc_remove_host(mmc); 1405 1406 #ifdef RTSX_USB_USE_LEDS_CLASS 1407 cancel_work_sync(&host->led_work); 1408 led_classdev_unregister(&host->led); 1409 #endif 1410 1411 mmc_free_host(mmc); 1412 pm_runtime_disable(&pdev->dev); 1413 platform_set_drvdata(pdev, NULL); 1414 1415 dev_dbg(&(pdev->dev), 1416 ": Realtek USB SD/MMC module has been removed\n"); 1417 1418 return 0; 1419 } 1420 1421 #ifdef CONFIG_PM 1422 static int rtsx_usb_sdmmc_runtime_suspend(struct device *dev) 1423 { 1424 struct rtsx_usb_sdmmc *host = dev_get_drvdata(dev); 1425 1426 host->mmc->caps &= ~MMC_CAP_NEEDS_POLL; 1427 return 0; 1428 } 1429 1430 static int rtsx_usb_sdmmc_runtime_resume(struct device *dev) 1431 { 1432 struct rtsx_usb_sdmmc *host = dev_get_drvdata(dev); 1433 1434 host->mmc->caps |= MMC_CAP_NEEDS_POLL; 1435 if (sdmmc_get_cd(host->mmc) == 1) 1436 mmc_detect_change(host->mmc, 0); 1437 return 0; 1438 } 1439 #endif 1440 1441 static const struct dev_pm_ops rtsx_usb_sdmmc_dev_pm_ops = { 1442 SET_RUNTIME_PM_OPS(rtsx_usb_sdmmc_runtime_suspend, 1443 rtsx_usb_sdmmc_runtime_resume, NULL) 1444 }; 1445 1446 static const struct platform_device_id rtsx_usb_sdmmc_ids[] = { 1447 { 1448 .name = "rtsx_usb_sdmmc", 1449 }, { 1450 /* sentinel */ 1451 } 1452 }; 1453 MODULE_DEVICE_TABLE(platform, rtsx_usb_sdmmc_ids); 1454 1455 static struct platform_driver rtsx_usb_sdmmc_driver = { 1456 .probe = rtsx_usb_sdmmc_drv_probe, 1457 .remove = rtsx_usb_sdmmc_drv_remove, 1458 .id_table = rtsx_usb_sdmmc_ids, 1459 .driver = { 1460 .name = "rtsx_usb_sdmmc", 1461 .pm = &rtsx_usb_sdmmc_dev_pm_ops, 1462 }, 1463 }; 1464 module_platform_driver(rtsx_usb_sdmmc_driver); 1465 1466 MODULE_LICENSE("GPL v2"); 1467 MODULE_AUTHOR("Roger Tseng <rogerable@realtek.com>"); 1468 MODULE_DESCRIPTION("Realtek USB SD/MMC Card Host Driver"); 1469