1a45c6cb8SMadhusudhan Chikkature /* 2a45c6cb8SMadhusudhan Chikkature * drivers/mmc/host/omap_hsmmc.c 3a45c6cb8SMadhusudhan Chikkature * 4a45c6cb8SMadhusudhan Chikkature * Driver for OMAP2430/3430 MMC controller. 5a45c6cb8SMadhusudhan Chikkature * 6a45c6cb8SMadhusudhan Chikkature * Copyright (C) 2007 Texas Instruments. 7a45c6cb8SMadhusudhan Chikkature * 8a45c6cb8SMadhusudhan Chikkature * Authors: 9a45c6cb8SMadhusudhan Chikkature * Syed Mohammed Khasim <x0khasim@ti.com> 10a45c6cb8SMadhusudhan Chikkature * Madhusudhan <madhu.cr@ti.com> 11a45c6cb8SMadhusudhan Chikkature * Mohit Jalori <mjalori@ti.com> 12a45c6cb8SMadhusudhan Chikkature * 13a45c6cb8SMadhusudhan Chikkature * This file is licensed under the terms of the GNU General Public License 14a45c6cb8SMadhusudhan Chikkature * version 2. This program is licensed "as is" without any warranty of any 15a45c6cb8SMadhusudhan Chikkature * kind, whether express or implied. 16a45c6cb8SMadhusudhan Chikkature */ 17a45c6cb8SMadhusudhan Chikkature 18a45c6cb8SMadhusudhan Chikkature #include <linux/module.h> 19a45c6cb8SMadhusudhan Chikkature #include <linux/init.h> 20a45c6cb8SMadhusudhan Chikkature #include <linux/interrupt.h> 21a45c6cb8SMadhusudhan Chikkature #include <linux/delay.h> 22a45c6cb8SMadhusudhan Chikkature #include <linux/dma-mapping.h> 23a45c6cb8SMadhusudhan Chikkature #include <linux/platform_device.h> 24a45c6cb8SMadhusudhan Chikkature #include <linux/workqueue.h> 25a45c6cb8SMadhusudhan Chikkature #include <linux/timer.h> 26a45c6cb8SMadhusudhan Chikkature #include <linux/clk.h> 27a45c6cb8SMadhusudhan Chikkature #include <linux/mmc/host.h> 28a45c6cb8SMadhusudhan Chikkature #include <linux/io.h> 29a45c6cb8SMadhusudhan Chikkature #include <linux/semaphore.h> 30a45c6cb8SMadhusudhan Chikkature #include <mach/dma.h> 31a45c6cb8SMadhusudhan Chikkature #include <mach/hardware.h> 32a45c6cb8SMadhusudhan Chikkature #include <mach/board.h> 33a45c6cb8SMadhusudhan Chikkature #include <mach/mmc.h> 34a45c6cb8SMadhusudhan Chikkature #include <mach/cpu.h> 35a45c6cb8SMadhusudhan Chikkature 36a45c6cb8SMadhusudhan Chikkature /* OMAP HSMMC Host Controller Registers */ 37a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_SYSCONFIG 0x0010 38a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_CON 0x002C 39a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_BLK 0x0104 40a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_ARG 0x0108 41a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_CMD 0x010C 42a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_RSP10 0x0110 43a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_RSP32 0x0114 44a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_RSP54 0x0118 45a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_RSP76 0x011C 46a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_DATA 0x0120 47a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_HCTL 0x0128 48a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_SYSCTL 0x012C 49a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_STAT 0x0130 50a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_IE 0x0134 51a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_ISE 0x0138 52a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_CAPA 0x0140 53a45c6cb8SMadhusudhan Chikkature 54a45c6cb8SMadhusudhan Chikkature #define VS18 (1 << 26) 55a45c6cb8SMadhusudhan Chikkature #define VS30 (1 << 25) 56a45c6cb8SMadhusudhan Chikkature #define SDVS18 (0x5 << 9) 57a45c6cb8SMadhusudhan Chikkature #define SDVS30 (0x6 << 9) 58eb250826SDavid Brownell #define SDVS33 (0x7 << 9) 591b331e69SKim Kyuwon #define SDVS_MASK 0x00000E00 60a45c6cb8SMadhusudhan Chikkature #define SDVSCLR 0xFFFFF1FF 61a45c6cb8SMadhusudhan Chikkature #define SDVSDET 0x00000400 62a45c6cb8SMadhusudhan Chikkature #define AUTOIDLE 0x1 63a45c6cb8SMadhusudhan Chikkature #define SDBP (1 << 8) 64a45c6cb8SMadhusudhan Chikkature #define DTO 0xe 65a45c6cb8SMadhusudhan Chikkature #define ICE 0x1 66a45c6cb8SMadhusudhan Chikkature #define ICS 0x2 67a45c6cb8SMadhusudhan Chikkature #define CEN (1 << 2) 68a45c6cb8SMadhusudhan Chikkature #define CLKD_MASK 0x0000FFC0 69a45c6cb8SMadhusudhan Chikkature #define CLKD_SHIFT 6 70a45c6cb8SMadhusudhan Chikkature #define DTO_MASK 0x000F0000 71a45c6cb8SMadhusudhan Chikkature #define DTO_SHIFT 16 72a45c6cb8SMadhusudhan Chikkature #define INT_EN_MASK 0x307F0033 73a45c6cb8SMadhusudhan Chikkature #define INIT_STREAM (1 << 1) 74a45c6cb8SMadhusudhan Chikkature #define DP_SELECT (1 << 21) 75a45c6cb8SMadhusudhan Chikkature #define DDIR (1 << 4) 76a45c6cb8SMadhusudhan Chikkature #define DMA_EN 0x1 77a45c6cb8SMadhusudhan Chikkature #define MSBS (1 << 5) 78a45c6cb8SMadhusudhan Chikkature #define BCE (1 << 1) 79a45c6cb8SMadhusudhan Chikkature #define FOUR_BIT (1 << 1) 8073153010SJarkko Lavinen #define DW8 (1 << 5) 81a45c6cb8SMadhusudhan Chikkature #define CC 0x1 82a45c6cb8SMadhusudhan Chikkature #define TC 0x02 83a45c6cb8SMadhusudhan Chikkature #define OD 0x1 84a45c6cb8SMadhusudhan Chikkature #define ERR (1 << 15) 85a45c6cb8SMadhusudhan Chikkature #define CMD_TIMEOUT (1 << 16) 86a45c6cb8SMadhusudhan Chikkature #define DATA_TIMEOUT (1 << 20) 87a45c6cb8SMadhusudhan Chikkature #define CMD_CRC (1 << 17) 88a45c6cb8SMadhusudhan Chikkature #define DATA_CRC (1 << 21) 89a45c6cb8SMadhusudhan Chikkature #define CARD_ERR (1 << 28) 90a45c6cb8SMadhusudhan Chikkature #define STAT_CLEAR 0xFFFFFFFF 91a45c6cb8SMadhusudhan Chikkature #define INIT_STREAM_CMD 0x00000000 92a45c6cb8SMadhusudhan Chikkature #define DUAL_VOLT_OCR_BIT 7 93a45c6cb8SMadhusudhan Chikkature #define SRC (1 << 25) 94a45c6cb8SMadhusudhan Chikkature #define SRD (1 << 26) 95a45c6cb8SMadhusudhan Chikkature 96a45c6cb8SMadhusudhan Chikkature /* 97a45c6cb8SMadhusudhan Chikkature * FIXME: Most likely all the data using these _DEVID defines should come 98a45c6cb8SMadhusudhan Chikkature * from the platform_data, or implemented in controller and slot specific 99a45c6cb8SMadhusudhan Chikkature * functions. 100a45c6cb8SMadhusudhan Chikkature */ 101a45c6cb8SMadhusudhan Chikkature #define OMAP_MMC1_DEVID 0 102a45c6cb8SMadhusudhan Chikkature #define OMAP_MMC2_DEVID 1 103a45c6cb8SMadhusudhan Chikkature 104a45c6cb8SMadhusudhan Chikkature #define MMC_TIMEOUT_MS 20 105a45c6cb8SMadhusudhan Chikkature #define OMAP_MMC_MASTER_CLOCK 96000000 106a45c6cb8SMadhusudhan Chikkature #define DRIVER_NAME "mmci-omap-hs" 107a45c6cb8SMadhusudhan Chikkature 108a45c6cb8SMadhusudhan Chikkature /* 109a45c6cb8SMadhusudhan Chikkature * One controller can have multiple slots, like on some omap boards using 110a45c6cb8SMadhusudhan Chikkature * omap.c controller driver. Luckily this is not currently done on any known 111a45c6cb8SMadhusudhan Chikkature * omap_hsmmc.c device. 112a45c6cb8SMadhusudhan Chikkature */ 113a45c6cb8SMadhusudhan Chikkature #define mmc_slot(host) (host->pdata->slots[host->slot_id]) 114a45c6cb8SMadhusudhan Chikkature 115a45c6cb8SMadhusudhan Chikkature /* 116a45c6cb8SMadhusudhan Chikkature * MMC Host controller read/write API's 117a45c6cb8SMadhusudhan Chikkature */ 118a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_READ(base, reg) \ 119a45c6cb8SMadhusudhan Chikkature __raw_readl((base) + OMAP_HSMMC_##reg) 120a45c6cb8SMadhusudhan Chikkature 121a45c6cb8SMadhusudhan Chikkature #define OMAP_HSMMC_WRITE(base, reg, val) \ 122a45c6cb8SMadhusudhan Chikkature __raw_writel((val), (base) + OMAP_HSMMC_##reg) 123a45c6cb8SMadhusudhan Chikkature 124a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host { 125a45c6cb8SMadhusudhan Chikkature struct device *dev; 126a45c6cb8SMadhusudhan Chikkature struct mmc_host *mmc; 127a45c6cb8SMadhusudhan Chikkature struct mmc_request *mrq; 128a45c6cb8SMadhusudhan Chikkature struct mmc_command *cmd; 129a45c6cb8SMadhusudhan Chikkature struct mmc_data *data; 130a45c6cb8SMadhusudhan Chikkature struct clk *fclk; 131a45c6cb8SMadhusudhan Chikkature struct clk *iclk; 132a45c6cb8SMadhusudhan Chikkature struct clk *dbclk; 133a45c6cb8SMadhusudhan Chikkature struct semaphore sem; 134a45c6cb8SMadhusudhan Chikkature struct work_struct mmc_carddetect_work; 135a45c6cb8SMadhusudhan Chikkature void __iomem *base; 136a45c6cb8SMadhusudhan Chikkature resource_size_t mapbase; 137a45c6cb8SMadhusudhan Chikkature unsigned int id; 138a45c6cb8SMadhusudhan Chikkature unsigned int dma_len; 1390ccd76d4SJuha Yrjola unsigned int dma_sg_idx; 140a45c6cb8SMadhusudhan Chikkature unsigned char bus_mode; 141a45c6cb8SMadhusudhan Chikkature u32 *buffer; 142a45c6cb8SMadhusudhan Chikkature u32 bytesleft; 143a45c6cb8SMadhusudhan Chikkature int suspended; 144a45c6cb8SMadhusudhan Chikkature int irq; 145a45c6cb8SMadhusudhan Chikkature int carddetect; 146a45c6cb8SMadhusudhan Chikkature int use_dma, dma_ch; 147a45c6cb8SMadhusudhan Chikkature int slot_id; 148a45c6cb8SMadhusudhan Chikkature int dbclk_enabled; 1494a694dc9SAdrian Hunter int response_busy; 150a45c6cb8SMadhusudhan Chikkature struct omap_mmc_platform_data *pdata; 151a45c6cb8SMadhusudhan Chikkature }; 152a45c6cb8SMadhusudhan Chikkature 153a45c6cb8SMadhusudhan Chikkature /* 154a45c6cb8SMadhusudhan Chikkature * Stop clock to the card 155a45c6cb8SMadhusudhan Chikkature */ 156a45c6cb8SMadhusudhan Chikkature static void omap_mmc_stop_clock(struct mmc_omap_host *host) 157a45c6cb8SMadhusudhan Chikkature { 158a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, SYSCTL, 159a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, SYSCTL) & ~CEN); 160a45c6cb8SMadhusudhan Chikkature if ((OMAP_HSMMC_READ(host->base, SYSCTL) & CEN) != 0x0) 161a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "MMC Clock is not stoped\n"); 162a45c6cb8SMadhusudhan Chikkature } 163a45c6cb8SMadhusudhan Chikkature 164a45c6cb8SMadhusudhan Chikkature /* 165a45c6cb8SMadhusudhan Chikkature * Send init stream sequence to card 166a45c6cb8SMadhusudhan Chikkature * before sending IDLE command 167a45c6cb8SMadhusudhan Chikkature */ 168a45c6cb8SMadhusudhan Chikkature static void send_init_stream(struct mmc_omap_host *host) 169a45c6cb8SMadhusudhan Chikkature { 170a45c6cb8SMadhusudhan Chikkature int reg = 0; 171a45c6cb8SMadhusudhan Chikkature unsigned long timeout; 172a45c6cb8SMadhusudhan Chikkature 173a45c6cb8SMadhusudhan Chikkature disable_irq(host->irq); 174a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, CON, 175a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, CON) | INIT_STREAM); 176a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, CMD, INIT_STREAM_CMD); 177a45c6cb8SMadhusudhan Chikkature 178a45c6cb8SMadhusudhan Chikkature timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS); 179a45c6cb8SMadhusudhan Chikkature while ((reg != CC) && time_before(jiffies, timeout)) 180a45c6cb8SMadhusudhan Chikkature reg = OMAP_HSMMC_READ(host->base, STAT) & CC; 181a45c6cb8SMadhusudhan Chikkature 182a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, CON, 183a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, CON) & ~INIT_STREAM); 184a45c6cb8SMadhusudhan Chikkature enable_irq(host->irq); 185a45c6cb8SMadhusudhan Chikkature } 186a45c6cb8SMadhusudhan Chikkature 187a45c6cb8SMadhusudhan Chikkature static inline 188a45c6cb8SMadhusudhan Chikkature int mmc_omap_cover_is_closed(struct mmc_omap_host *host) 189a45c6cb8SMadhusudhan Chikkature { 190a45c6cb8SMadhusudhan Chikkature int r = 1; 191a45c6cb8SMadhusudhan Chikkature 192a45c6cb8SMadhusudhan Chikkature if (host->pdata->slots[host->slot_id].get_cover_state) 193a45c6cb8SMadhusudhan Chikkature r = host->pdata->slots[host->slot_id].get_cover_state(host->dev, 194a45c6cb8SMadhusudhan Chikkature host->slot_id); 195a45c6cb8SMadhusudhan Chikkature return r; 196a45c6cb8SMadhusudhan Chikkature } 197a45c6cb8SMadhusudhan Chikkature 198a45c6cb8SMadhusudhan Chikkature static ssize_t 199a45c6cb8SMadhusudhan Chikkature mmc_omap_show_cover_switch(struct device *dev, struct device_attribute *attr, 200a45c6cb8SMadhusudhan Chikkature char *buf) 201a45c6cb8SMadhusudhan Chikkature { 202a45c6cb8SMadhusudhan Chikkature struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev); 203a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 204a45c6cb8SMadhusudhan Chikkature 205a45c6cb8SMadhusudhan Chikkature return sprintf(buf, "%s\n", mmc_omap_cover_is_closed(host) ? "closed" : 206a45c6cb8SMadhusudhan Chikkature "open"); 207a45c6cb8SMadhusudhan Chikkature } 208a45c6cb8SMadhusudhan Chikkature 209a45c6cb8SMadhusudhan Chikkature static DEVICE_ATTR(cover_switch, S_IRUGO, mmc_omap_show_cover_switch, NULL); 210a45c6cb8SMadhusudhan Chikkature 211a45c6cb8SMadhusudhan Chikkature static ssize_t 212a45c6cb8SMadhusudhan Chikkature mmc_omap_show_slot_name(struct device *dev, struct device_attribute *attr, 213a45c6cb8SMadhusudhan Chikkature char *buf) 214a45c6cb8SMadhusudhan Chikkature { 215a45c6cb8SMadhusudhan Chikkature struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev); 216a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 217a45c6cb8SMadhusudhan Chikkature struct omap_mmc_slot_data slot = host->pdata->slots[host->slot_id]; 218a45c6cb8SMadhusudhan Chikkature 219a45c6cb8SMadhusudhan Chikkature return sprintf(buf, "slot:%s\n", slot.name); 220a45c6cb8SMadhusudhan Chikkature } 221a45c6cb8SMadhusudhan Chikkature 222a45c6cb8SMadhusudhan Chikkature static DEVICE_ATTR(slot_name, S_IRUGO, mmc_omap_show_slot_name, NULL); 223a45c6cb8SMadhusudhan Chikkature 224a45c6cb8SMadhusudhan Chikkature /* 225a45c6cb8SMadhusudhan Chikkature * Configure the response type and send the cmd. 226a45c6cb8SMadhusudhan Chikkature */ 227a45c6cb8SMadhusudhan Chikkature static void 228a45c6cb8SMadhusudhan Chikkature mmc_omap_start_command(struct mmc_omap_host *host, struct mmc_command *cmd, 229a45c6cb8SMadhusudhan Chikkature struct mmc_data *data) 230a45c6cb8SMadhusudhan Chikkature { 231a45c6cb8SMadhusudhan Chikkature int cmdreg = 0, resptype = 0, cmdtype = 0; 232a45c6cb8SMadhusudhan Chikkature 233a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "%s: CMD%d, argument 0x%08x\n", 234a45c6cb8SMadhusudhan Chikkature mmc_hostname(host->mmc), cmd->opcode, cmd->arg); 235a45c6cb8SMadhusudhan Chikkature host->cmd = cmd; 236a45c6cb8SMadhusudhan Chikkature 237a45c6cb8SMadhusudhan Chikkature /* 238a45c6cb8SMadhusudhan Chikkature * Clear status bits and enable interrupts 239a45c6cb8SMadhusudhan Chikkature */ 240a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR); 241a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, ISE, INT_EN_MASK); 242a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, IE, INT_EN_MASK); 243a45c6cb8SMadhusudhan Chikkature 2444a694dc9SAdrian Hunter host->response_busy = 0; 245a45c6cb8SMadhusudhan Chikkature if (cmd->flags & MMC_RSP_PRESENT) { 246a45c6cb8SMadhusudhan Chikkature if (cmd->flags & MMC_RSP_136) 247a45c6cb8SMadhusudhan Chikkature resptype = 1; 2484a694dc9SAdrian Hunter else if (cmd->flags & MMC_RSP_BUSY) { 2494a694dc9SAdrian Hunter resptype = 3; 2504a694dc9SAdrian Hunter host->response_busy = 1; 2514a694dc9SAdrian Hunter } else 252a45c6cb8SMadhusudhan Chikkature resptype = 2; 253a45c6cb8SMadhusudhan Chikkature } 254a45c6cb8SMadhusudhan Chikkature 255a45c6cb8SMadhusudhan Chikkature /* 256a45c6cb8SMadhusudhan Chikkature * Unlike OMAP1 controller, the cmdtype does not seem to be based on 257a45c6cb8SMadhusudhan Chikkature * ac, bc, adtc, bcr. Only commands ending an open ended transfer need 258a45c6cb8SMadhusudhan Chikkature * a val of 0x3, rest 0x0. 259a45c6cb8SMadhusudhan Chikkature */ 260a45c6cb8SMadhusudhan Chikkature if (cmd == host->mrq->stop) 261a45c6cb8SMadhusudhan Chikkature cmdtype = 0x3; 262a45c6cb8SMadhusudhan Chikkature 263a45c6cb8SMadhusudhan Chikkature cmdreg = (cmd->opcode << 24) | (resptype << 16) | (cmdtype << 22); 264a45c6cb8SMadhusudhan Chikkature 265a45c6cb8SMadhusudhan Chikkature if (data) { 266a45c6cb8SMadhusudhan Chikkature cmdreg |= DP_SELECT | MSBS | BCE; 267a45c6cb8SMadhusudhan Chikkature if (data->flags & MMC_DATA_READ) 268a45c6cb8SMadhusudhan Chikkature cmdreg |= DDIR; 269a45c6cb8SMadhusudhan Chikkature else 270a45c6cb8SMadhusudhan Chikkature cmdreg &= ~(DDIR); 271a45c6cb8SMadhusudhan Chikkature } 272a45c6cb8SMadhusudhan Chikkature 273a45c6cb8SMadhusudhan Chikkature if (host->use_dma) 274a45c6cb8SMadhusudhan Chikkature cmdreg |= DMA_EN; 275a45c6cb8SMadhusudhan Chikkature 276a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, ARG, cmd->arg); 277a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, CMD, cmdreg); 278a45c6cb8SMadhusudhan Chikkature } 279a45c6cb8SMadhusudhan Chikkature 2800ccd76d4SJuha Yrjola static int 2810ccd76d4SJuha Yrjola mmc_omap_get_dma_dir(struct mmc_omap_host *host, struct mmc_data *data) 2820ccd76d4SJuha Yrjola { 2830ccd76d4SJuha Yrjola if (data->flags & MMC_DATA_WRITE) 2840ccd76d4SJuha Yrjola return DMA_TO_DEVICE; 2850ccd76d4SJuha Yrjola else 2860ccd76d4SJuha Yrjola return DMA_FROM_DEVICE; 2870ccd76d4SJuha Yrjola } 2880ccd76d4SJuha Yrjola 289a45c6cb8SMadhusudhan Chikkature /* 290a45c6cb8SMadhusudhan Chikkature * Notify the transfer complete to MMC core 291a45c6cb8SMadhusudhan Chikkature */ 292a45c6cb8SMadhusudhan Chikkature static void 293a45c6cb8SMadhusudhan Chikkature mmc_omap_xfer_done(struct mmc_omap_host *host, struct mmc_data *data) 294a45c6cb8SMadhusudhan Chikkature { 2954a694dc9SAdrian Hunter if (!data) { 2964a694dc9SAdrian Hunter struct mmc_request *mrq = host->mrq; 2974a694dc9SAdrian Hunter 2984a694dc9SAdrian Hunter host->mrq = NULL; 2994a694dc9SAdrian Hunter mmc_omap_fclk_lazy_disable(host); 3004a694dc9SAdrian Hunter mmc_request_done(host->mmc, mrq); 3014a694dc9SAdrian Hunter return; 3024a694dc9SAdrian Hunter } 3034a694dc9SAdrian Hunter 304a45c6cb8SMadhusudhan Chikkature host->data = NULL; 305a45c6cb8SMadhusudhan Chikkature 306a45c6cb8SMadhusudhan Chikkature if (host->use_dma && host->dma_ch != -1) 307a45c6cb8SMadhusudhan Chikkature dma_unmap_sg(mmc_dev(host->mmc), data->sg, host->dma_len, 3080ccd76d4SJuha Yrjola mmc_omap_get_dma_dir(host, data)); 309a45c6cb8SMadhusudhan Chikkature 310a45c6cb8SMadhusudhan Chikkature if (!data->error) 311a45c6cb8SMadhusudhan Chikkature data->bytes_xfered += data->blocks * (data->blksz); 312a45c6cb8SMadhusudhan Chikkature else 313a45c6cb8SMadhusudhan Chikkature data->bytes_xfered = 0; 314a45c6cb8SMadhusudhan Chikkature 315a45c6cb8SMadhusudhan Chikkature if (!data->stop) { 316a45c6cb8SMadhusudhan Chikkature host->mrq = NULL; 317a45c6cb8SMadhusudhan Chikkature mmc_request_done(host->mmc, data->mrq); 318a45c6cb8SMadhusudhan Chikkature return; 319a45c6cb8SMadhusudhan Chikkature } 320a45c6cb8SMadhusudhan Chikkature mmc_omap_start_command(host, data->stop, NULL); 321a45c6cb8SMadhusudhan Chikkature } 322a45c6cb8SMadhusudhan Chikkature 323a45c6cb8SMadhusudhan Chikkature /* 324a45c6cb8SMadhusudhan Chikkature * Notify the core about command completion 325a45c6cb8SMadhusudhan Chikkature */ 326a45c6cb8SMadhusudhan Chikkature static void 327a45c6cb8SMadhusudhan Chikkature mmc_omap_cmd_done(struct mmc_omap_host *host, struct mmc_command *cmd) 328a45c6cb8SMadhusudhan Chikkature { 329a45c6cb8SMadhusudhan Chikkature host->cmd = NULL; 330a45c6cb8SMadhusudhan Chikkature 331a45c6cb8SMadhusudhan Chikkature if (cmd->flags & MMC_RSP_PRESENT) { 332a45c6cb8SMadhusudhan Chikkature if (cmd->flags & MMC_RSP_136) { 333a45c6cb8SMadhusudhan Chikkature /* response type 2 */ 334a45c6cb8SMadhusudhan Chikkature cmd->resp[3] = OMAP_HSMMC_READ(host->base, RSP10); 335a45c6cb8SMadhusudhan Chikkature cmd->resp[2] = OMAP_HSMMC_READ(host->base, RSP32); 336a45c6cb8SMadhusudhan Chikkature cmd->resp[1] = OMAP_HSMMC_READ(host->base, RSP54); 337a45c6cb8SMadhusudhan Chikkature cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP76); 338a45c6cb8SMadhusudhan Chikkature } else { 339a45c6cb8SMadhusudhan Chikkature /* response types 1, 1b, 3, 4, 5, 6 */ 340a45c6cb8SMadhusudhan Chikkature cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP10); 341a45c6cb8SMadhusudhan Chikkature } 342a45c6cb8SMadhusudhan Chikkature } 3434a694dc9SAdrian Hunter if ((host->data == NULL && !host->response_busy) || cmd->error) { 344a45c6cb8SMadhusudhan Chikkature host->mrq = NULL; 345a45c6cb8SMadhusudhan Chikkature mmc_request_done(host->mmc, cmd->mrq); 346a45c6cb8SMadhusudhan Chikkature } 347a45c6cb8SMadhusudhan Chikkature } 348a45c6cb8SMadhusudhan Chikkature 349a45c6cb8SMadhusudhan Chikkature /* 350a45c6cb8SMadhusudhan Chikkature * DMA clean up for command errors 351a45c6cb8SMadhusudhan Chikkature */ 35282788ff5SJarkko Lavinen static void mmc_dma_cleanup(struct mmc_omap_host *host, int errno) 353a45c6cb8SMadhusudhan Chikkature { 35482788ff5SJarkko Lavinen host->data->error = errno; 355a45c6cb8SMadhusudhan Chikkature 356a45c6cb8SMadhusudhan Chikkature if (host->use_dma && host->dma_ch != -1) { 357a45c6cb8SMadhusudhan Chikkature dma_unmap_sg(mmc_dev(host->mmc), host->data->sg, host->dma_len, 3580ccd76d4SJuha Yrjola mmc_omap_get_dma_dir(host, host->data)); 359a45c6cb8SMadhusudhan Chikkature omap_free_dma(host->dma_ch); 360a45c6cb8SMadhusudhan Chikkature host->dma_ch = -1; 361a45c6cb8SMadhusudhan Chikkature up(&host->sem); 362a45c6cb8SMadhusudhan Chikkature } 363a45c6cb8SMadhusudhan Chikkature host->data = NULL; 364a45c6cb8SMadhusudhan Chikkature } 365a45c6cb8SMadhusudhan Chikkature 366a45c6cb8SMadhusudhan Chikkature /* 367a45c6cb8SMadhusudhan Chikkature * Readable error output 368a45c6cb8SMadhusudhan Chikkature */ 369a45c6cb8SMadhusudhan Chikkature #ifdef CONFIG_MMC_DEBUG 370a45c6cb8SMadhusudhan Chikkature static void mmc_omap_report_irq(struct mmc_omap_host *host, u32 status) 371a45c6cb8SMadhusudhan Chikkature { 372a45c6cb8SMadhusudhan Chikkature /* --- means reserved bit without definition at documentation */ 373a45c6cb8SMadhusudhan Chikkature static const char *mmc_omap_status_bits[] = { 374a45c6cb8SMadhusudhan Chikkature "CC", "TC", "BGE", "---", "BWR", "BRR", "---", "---", "CIRQ", 375a45c6cb8SMadhusudhan Chikkature "OBI", "---", "---", "---", "---", "---", "ERRI", "CTO", "CCRC", 376a45c6cb8SMadhusudhan Chikkature "CEB", "CIE", "DTO", "DCRC", "DEB", "---", "ACE", "---", 377a45c6cb8SMadhusudhan Chikkature "---", "---", "---", "CERR", "CERR", "BADA", "---", "---", "---" 378a45c6cb8SMadhusudhan Chikkature }; 379a45c6cb8SMadhusudhan Chikkature char res[256]; 380a45c6cb8SMadhusudhan Chikkature char *buf = res; 381a45c6cb8SMadhusudhan Chikkature int len, i; 382a45c6cb8SMadhusudhan Chikkature 383a45c6cb8SMadhusudhan Chikkature len = sprintf(buf, "MMC IRQ 0x%x :", status); 384a45c6cb8SMadhusudhan Chikkature buf += len; 385a45c6cb8SMadhusudhan Chikkature 386a45c6cb8SMadhusudhan Chikkature for (i = 0; i < ARRAY_SIZE(mmc_omap_status_bits); i++) 387a45c6cb8SMadhusudhan Chikkature if (status & (1 << i)) { 388a45c6cb8SMadhusudhan Chikkature len = sprintf(buf, " %s", mmc_omap_status_bits[i]); 389a45c6cb8SMadhusudhan Chikkature buf += len; 390a45c6cb8SMadhusudhan Chikkature } 391a45c6cb8SMadhusudhan Chikkature 392a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "%s\n", res); 393a45c6cb8SMadhusudhan Chikkature } 394a45c6cb8SMadhusudhan Chikkature #endif /* CONFIG_MMC_DEBUG */ 395a45c6cb8SMadhusudhan Chikkature 3963ebf74b1SJean Pihet /* 3973ebf74b1SJean Pihet * MMC controller internal state machines reset 3983ebf74b1SJean Pihet * 3993ebf74b1SJean Pihet * Used to reset command or data internal state machines, using respectively 4003ebf74b1SJean Pihet * SRC or SRD bit of SYSCTL register 4013ebf74b1SJean Pihet * Can be called from interrupt context 4023ebf74b1SJean Pihet */ 4033ebf74b1SJean Pihet static inline void mmc_omap_reset_controller_fsm(struct mmc_omap_host *host, 4043ebf74b1SJean Pihet unsigned long bit) 4053ebf74b1SJean Pihet { 4063ebf74b1SJean Pihet unsigned long i = 0; 4073ebf74b1SJean Pihet unsigned long limit = (loops_per_jiffy * 4083ebf74b1SJean Pihet msecs_to_jiffies(MMC_TIMEOUT_MS)); 4093ebf74b1SJean Pihet 4103ebf74b1SJean Pihet OMAP_HSMMC_WRITE(host->base, SYSCTL, 4113ebf74b1SJean Pihet OMAP_HSMMC_READ(host->base, SYSCTL) | bit); 4123ebf74b1SJean Pihet 4133ebf74b1SJean Pihet while ((OMAP_HSMMC_READ(host->base, SYSCTL) & bit) && 4143ebf74b1SJean Pihet (i++ < limit)) 4153ebf74b1SJean Pihet cpu_relax(); 4163ebf74b1SJean Pihet 4173ebf74b1SJean Pihet if (OMAP_HSMMC_READ(host->base, SYSCTL) & bit) 4183ebf74b1SJean Pihet dev_err(mmc_dev(host->mmc), 4193ebf74b1SJean Pihet "Timeout waiting on controller reset in %s\n", 4203ebf74b1SJean Pihet __func__); 4213ebf74b1SJean Pihet } 422a45c6cb8SMadhusudhan Chikkature 423a45c6cb8SMadhusudhan Chikkature /* 424a45c6cb8SMadhusudhan Chikkature * MMC controller IRQ handler 425a45c6cb8SMadhusudhan Chikkature */ 426a45c6cb8SMadhusudhan Chikkature static irqreturn_t mmc_omap_irq(int irq, void *dev_id) 427a45c6cb8SMadhusudhan Chikkature { 428a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = dev_id; 429a45c6cb8SMadhusudhan Chikkature struct mmc_data *data; 430a45c6cb8SMadhusudhan Chikkature int end_cmd = 0, end_trans = 0, status; 431a45c6cb8SMadhusudhan Chikkature 4324a694dc9SAdrian Hunter if (host->mrq == NULL) { 433a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, STAT, 434a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, STAT)); 435a45c6cb8SMadhusudhan Chikkature return IRQ_HANDLED; 436a45c6cb8SMadhusudhan Chikkature } 437a45c6cb8SMadhusudhan Chikkature 438a45c6cb8SMadhusudhan Chikkature data = host->data; 439a45c6cb8SMadhusudhan Chikkature status = OMAP_HSMMC_READ(host->base, STAT); 440a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "IRQ Status is %x\n", status); 441a45c6cb8SMadhusudhan Chikkature 442a45c6cb8SMadhusudhan Chikkature if (status & ERR) { 443a45c6cb8SMadhusudhan Chikkature #ifdef CONFIG_MMC_DEBUG 444a45c6cb8SMadhusudhan Chikkature mmc_omap_report_irq(host, status); 445a45c6cb8SMadhusudhan Chikkature #endif 446a45c6cb8SMadhusudhan Chikkature if ((status & CMD_TIMEOUT) || 447a45c6cb8SMadhusudhan Chikkature (status & CMD_CRC)) { 448a45c6cb8SMadhusudhan Chikkature if (host->cmd) { 449a45c6cb8SMadhusudhan Chikkature if (status & CMD_TIMEOUT) { 4503ebf74b1SJean Pihet mmc_omap_reset_controller_fsm(host, SRC); 451a45c6cb8SMadhusudhan Chikkature host->cmd->error = -ETIMEDOUT; 452a45c6cb8SMadhusudhan Chikkature } else { 453a45c6cb8SMadhusudhan Chikkature host->cmd->error = -EILSEQ; 454a45c6cb8SMadhusudhan Chikkature } 455a45c6cb8SMadhusudhan Chikkature end_cmd = 1; 456a45c6cb8SMadhusudhan Chikkature } 4574a694dc9SAdrian Hunter if (host->data || host->response_busy) { 4584a694dc9SAdrian Hunter if (host->data) 45982788ff5SJarkko Lavinen mmc_dma_cleanup(host, -ETIMEDOUT); 4604a694dc9SAdrian Hunter host->response_busy = 0; 4613ebf74b1SJean Pihet mmc_omap_reset_controller_fsm(host, SRD); 462c232f457SJean Pihet } 463a45c6cb8SMadhusudhan Chikkature } 464a45c6cb8SMadhusudhan Chikkature if ((status & DATA_TIMEOUT) || 465a45c6cb8SMadhusudhan Chikkature (status & DATA_CRC)) { 4664a694dc9SAdrian Hunter if (host->data || host->response_busy) { 4674a694dc9SAdrian Hunter int err = (status & DATA_TIMEOUT) ? 4684a694dc9SAdrian Hunter -ETIMEDOUT : -EILSEQ; 4694a694dc9SAdrian Hunter 4704a694dc9SAdrian Hunter if (host->data) 4714a694dc9SAdrian Hunter mmc_dma_cleanup(host, err); 472a45c6cb8SMadhusudhan Chikkature else 4734a694dc9SAdrian Hunter host->mrq->cmd->error = err; 4744a694dc9SAdrian Hunter host->response_busy = 0; 4753ebf74b1SJean Pihet mmc_omap_reset_controller_fsm(host, SRD); 476a45c6cb8SMadhusudhan Chikkature end_trans = 1; 477a45c6cb8SMadhusudhan Chikkature } 478a45c6cb8SMadhusudhan Chikkature } 479a45c6cb8SMadhusudhan Chikkature if (status & CARD_ERR) { 480a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 481a45c6cb8SMadhusudhan Chikkature "Ignoring card err CMD%d\n", host->cmd->opcode); 482a45c6cb8SMadhusudhan Chikkature if (host->cmd) 483a45c6cb8SMadhusudhan Chikkature end_cmd = 1; 484a45c6cb8SMadhusudhan Chikkature if (host->data) 485a45c6cb8SMadhusudhan Chikkature end_trans = 1; 486a45c6cb8SMadhusudhan Chikkature } 487a45c6cb8SMadhusudhan Chikkature } 488a45c6cb8SMadhusudhan Chikkature 489a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, STAT, status); 490a45c6cb8SMadhusudhan Chikkature 491a45c6cb8SMadhusudhan Chikkature if (end_cmd || (status & CC)) 492a45c6cb8SMadhusudhan Chikkature mmc_omap_cmd_done(host, host->cmd); 493a45c6cb8SMadhusudhan Chikkature if (end_trans || (status & TC)) 494a45c6cb8SMadhusudhan Chikkature mmc_omap_xfer_done(host, data); 495a45c6cb8SMadhusudhan Chikkature 496a45c6cb8SMadhusudhan Chikkature return IRQ_HANDLED; 497a45c6cb8SMadhusudhan Chikkature } 498a45c6cb8SMadhusudhan Chikkature 499a45c6cb8SMadhusudhan Chikkature /* 500eb250826SDavid Brownell * Switch MMC interface voltage ... only relevant for MMC1. 501eb250826SDavid Brownell * 502eb250826SDavid Brownell * MMC2 and MMC3 use fixed 1.8V levels, and maybe a transceiver. 503eb250826SDavid Brownell * The MMC2 transceiver controls are used instead of DAT4..DAT7. 504eb250826SDavid Brownell * Some chips, like eMMC ones, use internal transceivers. 505a45c6cb8SMadhusudhan Chikkature */ 506a45c6cb8SMadhusudhan Chikkature static int omap_mmc_switch_opcond(struct mmc_omap_host *host, int vdd) 507a45c6cb8SMadhusudhan Chikkature { 508a45c6cb8SMadhusudhan Chikkature u32 reg_val = 0; 509a45c6cb8SMadhusudhan Chikkature int ret; 510a45c6cb8SMadhusudhan Chikkature 511a45c6cb8SMadhusudhan Chikkature /* Disable the clocks */ 512a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 513a45c6cb8SMadhusudhan Chikkature clk_disable(host->iclk); 514a45c6cb8SMadhusudhan Chikkature clk_disable(host->dbclk); 515a45c6cb8SMadhusudhan Chikkature 516a45c6cb8SMadhusudhan Chikkature /* Turn the power off */ 517a45c6cb8SMadhusudhan Chikkature ret = mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0); 518a45c6cb8SMadhusudhan Chikkature if (ret != 0) 519a45c6cb8SMadhusudhan Chikkature goto err; 520a45c6cb8SMadhusudhan Chikkature 521a45c6cb8SMadhusudhan Chikkature /* Turn the power ON with given VDD 1.8 or 3.0v */ 522a45c6cb8SMadhusudhan Chikkature ret = mmc_slot(host).set_power(host->dev, host->slot_id, 1, vdd); 523a45c6cb8SMadhusudhan Chikkature if (ret != 0) 524a45c6cb8SMadhusudhan Chikkature goto err; 525a45c6cb8SMadhusudhan Chikkature 526a45c6cb8SMadhusudhan Chikkature clk_enable(host->fclk); 527a45c6cb8SMadhusudhan Chikkature clk_enable(host->iclk); 528a45c6cb8SMadhusudhan Chikkature clk_enable(host->dbclk); 529a45c6cb8SMadhusudhan Chikkature 530a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 531a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) & SDVSCLR); 532a45c6cb8SMadhusudhan Chikkature reg_val = OMAP_HSMMC_READ(host->base, HCTL); 533eb250826SDavid Brownell 534a45c6cb8SMadhusudhan Chikkature /* 535a45c6cb8SMadhusudhan Chikkature * If a MMC dual voltage card is detected, the set_ios fn calls 536a45c6cb8SMadhusudhan Chikkature * this fn with VDD bit set for 1.8V. Upon card removal from the 537a45c6cb8SMadhusudhan Chikkature * slot, omap_mmc_set_ios sets the VDD back to 3V on MMC_POWER_OFF. 538a45c6cb8SMadhusudhan Chikkature * 539eb250826SDavid Brownell * Cope with a bit of slop in the range ... per data sheets: 540eb250826SDavid Brownell * - "1.8V" for vdds_mmc1/vdds_mmc1a can be up to 2.45V max, 541eb250826SDavid Brownell * but recommended values are 1.71V to 1.89V 542eb250826SDavid Brownell * - "3.0V" for vdds_mmc1/vdds_mmc1a can be up to 3.5V max, 543eb250826SDavid Brownell * but recommended values are 2.7V to 3.3V 544eb250826SDavid Brownell * 545eb250826SDavid Brownell * Board setup code shouldn't permit anything very out-of-range. 546eb250826SDavid Brownell * TWL4030-family VMMC1 and VSIM regulators are fine (avoiding the 547eb250826SDavid Brownell * middle range) but VSIM can't power DAT4..DAT7 at more than 3V. 548a45c6cb8SMadhusudhan Chikkature */ 549eb250826SDavid Brownell if ((1 << vdd) <= MMC_VDD_23_24) 550a45c6cb8SMadhusudhan Chikkature reg_val |= SDVS18; 551eb250826SDavid Brownell else 552eb250826SDavid Brownell reg_val |= SDVS30; 553a45c6cb8SMadhusudhan Chikkature 554a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, reg_val); 555a45c6cb8SMadhusudhan Chikkature 556a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 557a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) | SDBP); 558a45c6cb8SMadhusudhan Chikkature 559a45c6cb8SMadhusudhan Chikkature return 0; 560a45c6cb8SMadhusudhan Chikkature err: 561a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "Unable to switch operating voltage\n"); 562a45c6cb8SMadhusudhan Chikkature return ret; 563a45c6cb8SMadhusudhan Chikkature } 564a45c6cb8SMadhusudhan Chikkature 565a45c6cb8SMadhusudhan Chikkature /* 566a45c6cb8SMadhusudhan Chikkature * Work Item to notify the core about card insertion/removal 567a45c6cb8SMadhusudhan Chikkature */ 568a45c6cb8SMadhusudhan Chikkature static void mmc_omap_detect(struct work_struct *work) 569a45c6cb8SMadhusudhan Chikkature { 570a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = container_of(work, struct mmc_omap_host, 571a45c6cb8SMadhusudhan Chikkature mmc_carddetect_work); 572249d0fa9SDavid Brownell struct omap_mmc_slot_data *slot = &mmc_slot(host); 573249d0fa9SDavid Brownell 574249d0fa9SDavid Brownell host->carddetect = slot->card_detect(slot->card_detect_irq); 575a45c6cb8SMadhusudhan Chikkature 576a45c6cb8SMadhusudhan Chikkature sysfs_notify(&host->mmc->class_dev.kobj, NULL, "cover_switch"); 577a45c6cb8SMadhusudhan Chikkature if (host->carddetect) { 578a45c6cb8SMadhusudhan Chikkature mmc_detect_change(host->mmc, (HZ * 200) / 1000); 579a45c6cb8SMadhusudhan Chikkature } else { 5803ebf74b1SJean Pihet mmc_omap_reset_controller_fsm(host, SRD); 581a45c6cb8SMadhusudhan Chikkature mmc_detect_change(host->mmc, (HZ * 50) / 1000); 582a45c6cb8SMadhusudhan Chikkature } 583a45c6cb8SMadhusudhan Chikkature } 584a45c6cb8SMadhusudhan Chikkature 585a45c6cb8SMadhusudhan Chikkature /* 586a45c6cb8SMadhusudhan Chikkature * ISR for handling card insertion and removal 587a45c6cb8SMadhusudhan Chikkature */ 588a45c6cb8SMadhusudhan Chikkature static irqreturn_t omap_mmc_cd_handler(int irq, void *dev_id) 589a45c6cb8SMadhusudhan Chikkature { 590a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = (struct mmc_omap_host *)dev_id; 591a45c6cb8SMadhusudhan Chikkature 592a45c6cb8SMadhusudhan Chikkature schedule_work(&host->mmc_carddetect_work); 593a45c6cb8SMadhusudhan Chikkature 594a45c6cb8SMadhusudhan Chikkature return IRQ_HANDLED; 595a45c6cb8SMadhusudhan Chikkature } 596a45c6cb8SMadhusudhan Chikkature 5970ccd76d4SJuha Yrjola static int mmc_omap_get_dma_sync_dev(struct mmc_omap_host *host, 5980ccd76d4SJuha Yrjola struct mmc_data *data) 5990ccd76d4SJuha Yrjola { 6000ccd76d4SJuha Yrjola int sync_dev; 6010ccd76d4SJuha Yrjola 6020ccd76d4SJuha Yrjola if (data->flags & MMC_DATA_WRITE) { 6030ccd76d4SJuha Yrjola if (host->id == OMAP_MMC1_DEVID) 6040ccd76d4SJuha Yrjola sync_dev = OMAP24XX_DMA_MMC1_TX; 6050ccd76d4SJuha Yrjola else 6060ccd76d4SJuha Yrjola sync_dev = OMAP24XX_DMA_MMC2_TX; 6070ccd76d4SJuha Yrjola } else { 6080ccd76d4SJuha Yrjola if (host->id == OMAP_MMC1_DEVID) 6090ccd76d4SJuha Yrjola sync_dev = OMAP24XX_DMA_MMC1_RX; 6100ccd76d4SJuha Yrjola else 6110ccd76d4SJuha Yrjola sync_dev = OMAP24XX_DMA_MMC2_RX; 6120ccd76d4SJuha Yrjola } 6130ccd76d4SJuha Yrjola return sync_dev; 6140ccd76d4SJuha Yrjola } 6150ccd76d4SJuha Yrjola 6160ccd76d4SJuha Yrjola static void mmc_omap_config_dma_params(struct mmc_omap_host *host, 6170ccd76d4SJuha Yrjola struct mmc_data *data, 6180ccd76d4SJuha Yrjola struct scatterlist *sgl) 6190ccd76d4SJuha Yrjola { 6200ccd76d4SJuha Yrjola int blksz, nblk, dma_ch; 6210ccd76d4SJuha Yrjola 6220ccd76d4SJuha Yrjola dma_ch = host->dma_ch; 6230ccd76d4SJuha Yrjola if (data->flags & MMC_DATA_WRITE) { 6240ccd76d4SJuha Yrjola omap_set_dma_dest_params(dma_ch, 0, OMAP_DMA_AMODE_CONSTANT, 6250ccd76d4SJuha Yrjola (host->mapbase + OMAP_HSMMC_DATA), 0, 0); 6260ccd76d4SJuha Yrjola omap_set_dma_src_params(dma_ch, 0, OMAP_DMA_AMODE_POST_INC, 6270ccd76d4SJuha Yrjola sg_dma_address(sgl), 0, 0); 6280ccd76d4SJuha Yrjola } else { 6290ccd76d4SJuha Yrjola omap_set_dma_src_params(dma_ch, 0, OMAP_DMA_AMODE_CONSTANT, 6300ccd76d4SJuha Yrjola (host->mapbase + OMAP_HSMMC_DATA), 0, 0); 6310ccd76d4SJuha Yrjola omap_set_dma_dest_params(dma_ch, 0, OMAP_DMA_AMODE_POST_INC, 6320ccd76d4SJuha Yrjola sg_dma_address(sgl), 0, 0); 6330ccd76d4SJuha Yrjola } 6340ccd76d4SJuha Yrjola 6350ccd76d4SJuha Yrjola blksz = host->data->blksz; 6360ccd76d4SJuha Yrjola nblk = sg_dma_len(sgl) / blksz; 6370ccd76d4SJuha Yrjola 6380ccd76d4SJuha Yrjola omap_set_dma_transfer_params(dma_ch, OMAP_DMA_DATA_TYPE_S32, 6390ccd76d4SJuha Yrjola blksz / 4, nblk, OMAP_DMA_SYNC_FRAME, 6400ccd76d4SJuha Yrjola mmc_omap_get_dma_sync_dev(host, data), 6410ccd76d4SJuha Yrjola !(data->flags & MMC_DATA_WRITE)); 6420ccd76d4SJuha Yrjola 6430ccd76d4SJuha Yrjola omap_start_dma(dma_ch); 6440ccd76d4SJuha Yrjola } 6450ccd76d4SJuha Yrjola 646a45c6cb8SMadhusudhan Chikkature /* 647a45c6cb8SMadhusudhan Chikkature * DMA call back function 648a45c6cb8SMadhusudhan Chikkature */ 649a45c6cb8SMadhusudhan Chikkature static void mmc_omap_dma_cb(int lch, u16 ch_status, void *data) 650a45c6cb8SMadhusudhan Chikkature { 651a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = data; 652a45c6cb8SMadhusudhan Chikkature 653a45c6cb8SMadhusudhan Chikkature if (ch_status & OMAP2_DMA_MISALIGNED_ERR_IRQ) 654a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "MISALIGNED_ADRS_ERR\n"); 655a45c6cb8SMadhusudhan Chikkature 656a45c6cb8SMadhusudhan Chikkature if (host->dma_ch < 0) 657a45c6cb8SMadhusudhan Chikkature return; 658a45c6cb8SMadhusudhan Chikkature 6590ccd76d4SJuha Yrjola host->dma_sg_idx++; 6600ccd76d4SJuha Yrjola if (host->dma_sg_idx < host->dma_len) { 6610ccd76d4SJuha Yrjola /* Fire up the next transfer. */ 6620ccd76d4SJuha Yrjola mmc_omap_config_dma_params(host, host->data, 6630ccd76d4SJuha Yrjola host->data->sg + host->dma_sg_idx); 6640ccd76d4SJuha Yrjola return; 6650ccd76d4SJuha Yrjola } 6660ccd76d4SJuha Yrjola 667a45c6cb8SMadhusudhan Chikkature omap_free_dma(host->dma_ch); 668a45c6cb8SMadhusudhan Chikkature host->dma_ch = -1; 669a45c6cb8SMadhusudhan Chikkature /* 670a45c6cb8SMadhusudhan Chikkature * DMA Callback: run in interrupt context. 671a45c6cb8SMadhusudhan Chikkature * mutex_unlock will through a kernel warning if used. 672a45c6cb8SMadhusudhan Chikkature */ 673a45c6cb8SMadhusudhan Chikkature up(&host->sem); 674a45c6cb8SMadhusudhan Chikkature } 675a45c6cb8SMadhusudhan Chikkature 676a45c6cb8SMadhusudhan Chikkature /* 677a45c6cb8SMadhusudhan Chikkature * Routine to configure and start DMA for the MMC card 678a45c6cb8SMadhusudhan Chikkature */ 679a45c6cb8SMadhusudhan Chikkature static int 680a45c6cb8SMadhusudhan Chikkature mmc_omap_start_dma_transfer(struct mmc_omap_host *host, struct mmc_request *req) 681a45c6cb8SMadhusudhan Chikkature { 6820ccd76d4SJuha Yrjola int dma_ch = 0, ret = 0, err = 1, i; 683a45c6cb8SMadhusudhan Chikkature struct mmc_data *data = req->data; 684a45c6cb8SMadhusudhan Chikkature 6850ccd76d4SJuha Yrjola /* Sanity check: all the SG entries must be aligned by block size. */ 6860ccd76d4SJuha Yrjola for (i = 0; i < host->dma_len; i++) { 6870ccd76d4SJuha Yrjola struct scatterlist *sgl; 6880ccd76d4SJuha Yrjola 6890ccd76d4SJuha Yrjola sgl = data->sg + i; 6900ccd76d4SJuha Yrjola if (sgl->length % data->blksz) 6910ccd76d4SJuha Yrjola return -EINVAL; 6920ccd76d4SJuha Yrjola } 6930ccd76d4SJuha Yrjola if ((data->blksz % 4) != 0) 6940ccd76d4SJuha Yrjola /* REVISIT: The MMC buffer increments only when MSB is written. 6950ccd76d4SJuha Yrjola * Return error for blksz which is non multiple of four. 6960ccd76d4SJuha Yrjola */ 6970ccd76d4SJuha Yrjola return -EINVAL; 6980ccd76d4SJuha Yrjola 699a45c6cb8SMadhusudhan Chikkature /* 700a45c6cb8SMadhusudhan Chikkature * If for some reason the DMA transfer is still active, 701a45c6cb8SMadhusudhan Chikkature * we wait for timeout period and free the dma 702a45c6cb8SMadhusudhan Chikkature */ 703a45c6cb8SMadhusudhan Chikkature if (host->dma_ch != -1) { 704a45c6cb8SMadhusudhan Chikkature set_current_state(TASK_UNINTERRUPTIBLE); 705a45c6cb8SMadhusudhan Chikkature schedule_timeout(100); 706a45c6cb8SMadhusudhan Chikkature if (down_trylock(&host->sem)) { 707a45c6cb8SMadhusudhan Chikkature omap_free_dma(host->dma_ch); 708a45c6cb8SMadhusudhan Chikkature host->dma_ch = -1; 709a45c6cb8SMadhusudhan Chikkature up(&host->sem); 710a45c6cb8SMadhusudhan Chikkature return err; 711a45c6cb8SMadhusudhan Chikkature } 712a45c6cb8SMadhusudhan Chikkature } else { 713a45c6cb8SMadhusudhan Chikkature if (down_trylock(&host->sem)) 714a45c6cb8SMadhusudhan Chikkature return err; 715a45c6cb8SMadhusudhan Chikkature } 716a45c6cb8SMadhusudhan Chikkature 7170ccd76d4SJuha Yrjola ret = omap_request_dma(mmc_omap_get_dma_sync_dev(host, data), "MMC/SD", 7180ccd76d4SJuha Yrjola mmc_omap_dma_cb,host, &dma_ch); 719a45c6cb8SMadhusudhan Chikkature if (ret != 0) { 7200ccd76d4SJuha Yrjola dev_err(mmc_dev(host->mmc), 721a45c6cb8SMadhusudhan Chikkature "%s: omap_request_dma() failed with %d\n", 722a45c6cb8SMadhusudhan Chikkature mmc_hostname(host->mmc), ret); 723a45c6cb8SMadhusudhan Chikkature return ret; 724a45c6cb8SMadhusudhan Chikkature } 725a45c6cb8SMadhusudhan Chikkature 726a45c6cb8SMadhusudhan Chikkature host->dma_len = dma_map_sg(mmc_dev(host->mmc), data->sg, 7270ccd76d4SJuha Yrjola data->sg_len, mmc_omap_get_dma_dir(host, data)); 728a45c6cb8SMadhusudhan Chikkature host->dma_ch = dma_ch; 7290ccd76d4SJuha Yrjola host->dma_sg_idx = 0; 730a45c6cb8SMadhusudhan Chikkature 7310ccd76d4SJuha Yrjola mmc_omap_config_dma_params(host, data, data->sg); 732a45c6cb8SMadhusudhan Chikkature 733a45c6cb8SMadhusudhan Chikkature return 0; 734a45c6cb8SMadhusudhan Chikkature } 735a45c6cb8SMadhusudhan Chikkature 736a45c6cb8SMadhusudhan Chikkature static void set_data_timeout(struct mmc_omap_host *host, 737a45c6cb8SMadhusudhan Chikkature struct mmc_request *req) 738a45c6cb8SMadhusudhan Chikkature { 739a45c6cb8SMadhusudhan Chikkature unsigned int timeout, cycle_ns; 740a45c6cb8SMadhusudhan Chikkature uint32_t reg, clkd, dto = 0; 741a45c6cb8SMadhusudhan Chikkature 742a45c6cb8SMadhusudhan Chikkature reg = OMAP_HSMMC_READ(host->base, SYSCTL); 743a45c6cb8SMadhusudhan Chikkature clkd = (reg & CLKD_MASK) >> CLKD_SHIFT; 744a45c6cb8SMadhusudhan Chikkature if (clkd == 0) 745a45c6cb8SMadhusudhan Chikkature clkd = 1; 746a45c6cb8SMadhusudhan Chikkature 747a45c6cb8SMadhusudhan Chikkature cycle_ns = 1000000000 / (clk_get_rate(host->fclk) / clkd); 748a45c6cb8SMadhusudhan Chikkature timeout = req->data->timeout_ns / cycle_ns; 749a45c6cb8SMadhusudhan Chikkature timeout += req->data->timeout_clks; 750a45c6cb8SMadhusudhan Chikkature if (timeout) { 751a45c6cb8SMadhusudhan Chikkature while ((timeout & 0x80000000) == 0) { 752a45c6cb8SMadhusudhan Chikkature dto += 1; 753a45c6cb8SMadhusudhan Chikkature timeout <<= 1; 754a45c6cb8SMadhusudhan Chikkature } 755a45c6cb8SMadhusudhan Chikkature dto = 31 - dto; 756a45c6cb8SMadhusudhan Chikkature timeout <<= 1; 757a45c6cb8SMadhusudhan Chikkature if (timeout && dto) 758a45c6cb8SMadhusudhan Chikkature dto += 1; 759a45c6cb8SMadhusudhan Chikkature if (dto >= 13) 760a45c6cb8SMadhusudhan Chikkature dto -= 13; 761a45c6cb8SMadhusudhan Chikkature else 762a45c6cb8SMadhusudhan Chikkature dto = 0; 763a45c6cb8SMadhusudhan Chikkature if (dto > 14) 764a45c6cb8SMadhusudhan Chikkature dto = 14; 765a45c6cb8SMadhusudhan Chikkature } 766a45c6cb8SMadhusudhan Chikkature 767a45c6cb8SMadhusudhan Chikkature reg &= ~DTO_MASK; 768a45c6cb8SMadhusudhan Chikkature reg |= dto << DTO_SHIFT; 769a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, SYSCTL, reg); 770a45c6cb8SMadhusudhan Chikkature } 771a45c6cb8SMadhusudhan Chikkature 772a45c6cb8SMadhusudhan Chikkature /* 773a45c6cb8SMadhusudhan Chikkature * Configure block length for MMC/SD cards and initiate the transfer. 774a45c6cb8SMadhusudhan Chikkature */ 775a45c6cb8SMadhusudhan Chikkature static int 776a45c6cb8SMadhusudhan Chikkature mmc_omap_prepare_data(struct mmc_omap_host *host, struct mmc_request *req) 777a45c6cb8SMadhusudhan Chikkature { 778a45c6cb8SMadhusudhan Chikkature int ret; 779a45c6cb8SMadhusudhan Chikkature host->data = req->data; 780a45c6cb8SMadhusudhan Chikkature 781a45c6cb8SMadhusudhan Chikkature if (req->data == NULL) { 782a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, BLK, 0); 783a45c6cb8SMadhusudhan Chikkature return 0; 784a45c6cb8SMadhusudhan Chikkature } 785a45c6cb8SMadhusudhan Chikkature 786a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, BLK, (req->data->blksz) 787a45c6cb8SMadhusudhan Chikkature | (req->data->blocks << 16)); 788a45c6cb8SMadhusudhan Chikkature set_data_timeout(host, req); 789a45c6cb8SMadhusudhan Chikkature 790a45c6cb8SMadhusudhan Chikkature if (host->use_dma) { 791a45c6cb8SMadhusudhan Chikkature ret = mmc_omap_start_dma_transfer(host, req); 792a45c6cb8SMadhusudhan Chikkature if (ret != 0) { 793a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "MMC start dma failure\n"); 794a45c6cb8SMadhusudhan Chikkature return ret; 795a45c6cb8SMadhusudhan Chikkature } 796a45c6cb8SMadhusudhan Chikkature } 797a45c6cb8SMadhusudhan Chikkature return 0; 798a45c6cb8SMadhusudhan Chikkature } 799a45c6cb8SMadhusudhan Chikkature 800a45c6cb8SMadhusudhan Chikkature /* 801a45c6cb8SMadhusudhan Chikkature * Request function. for read/write operation 802a45c6cb8SMadhusudhan Chikkature */ 803a45c6cb8SMadhusudhan Chikkature static void omap_mmc_request(struct mmc_host *mmc, struct mmc_request *req) 804a45c6cb8SMadhusudhan Chikkature { 805a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 806a45c6cb8SMadhusudhan Chikkature 807a45c6cb8SMadhusudhan Chikkature WARN_ON(host->mrq != NULL); 808a45c6cb8SMadhusudhan Chikkature host->mrq = req; 809a45c6cb8SMadhusudhan Chikkature mmc_omap_prepare_data(host, req); 810a45c6cb8SMadhusudhan Chikkature mmc_omap_start_command(host, req->cmd, req->data); 811a45c6cb8SMadhusudhan Chikkature } 812a45c6cb8SMadhusudhan Chikkature 813a45c6cb8SMadhusudhan Chikkature 814a45c6cb8SMadhusudhan Chikkature /* Routine to configure clock values. Exposed API to core */ 815a45c6cb8SMadhusudhan Chikkature static void omap_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) 816a45c6cb8SMadhusudhan Chikkature { 817a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 818a45c6cb8SMadhusudhan Chikkature u16 dsor = 0; 819a45c6cb8SMadhusudhan Chikkature unsigned long regval; 820a45c6cb8SMadhusudhan Chikkature unsigned long timeout; 82173153010SJarkko Lavinen u32 con; 822a45c6cb8SMadhusudhan Chikkature 823a45c6cb8SMadhusudhan Chikkature switch (ios->power_mode) { 824a45c6cb8SMadhusudhan Chikkature case MMC_POWER_OFF: 825a45c6cb8SMadhusudhan Chikkature mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0); 826a45c6cb8SMadhusudhan Chikkature break; 827a45c6cb8SMadhusudhan Chikkature case MMC_POWER_UP: 828a45c6cb8SMadhusudhan Chikkature mmc_slot(host).set_power(host->dev, host->slot_id, 1, ios->vdd); 829a45c6cb8SMadhusudhan Chikkature break; 830a45c6cb8SMadhusudhan Chikkature } 831a45c6cb8SMadhusudhan Chikkature 83273153010SJarkko Lavinen con = OMAP_HSMMC_READ(host->base, CON); 833a45c6cb8SMadhusudhan Chikkature switch (mmc->ios.bus_width) { 83473153010SJarkko Lavinen case MMC_BUS_WIDTH_8: 83573153010SJarkko Lavinen OMAP_HSMMC_WRITE(host->base, CON, con | DW8); 83673153010SJarkko Lavinen break; 837a45c6cb8SMadhusudhan Chikkature case MMC_BUS_WIDTH_4: 83873153010SJarkko Lavinen OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8); 839a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 840a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) | FOUR_BIT); 841a45c6cb8SMadhusudhan Chikkature break; 842a45c6cb8SMadhusudhan Chikkature case MMC_BUS_WIDTH_1: 84373153010SJarkko Lavinen OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8); 844a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 845a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) & ~FOUR_BIT); 846a45c6cb8SMadhusudhan Chikkature break; 847a45c6cb8SMadhusudhan Chikkature } 848a45c6cb8SMadhusudhan Chikkature 849a45c6cb8SMadhusudhan Chikkature if (host->id == OMAP_MMC1_DEVID) { 850eb250826SDavid Brownell /* Only MMC1 can interface at 3V without some flavor 851eb250826SDavid Brownell * of external transceiver; but they all handle 1.8V. 852eb250826SDavid Brownell */ 853a45c6cb8SMadhusudhan Chikkature if ((OMAP_HSMMC_READ(host->base, HCTL) & SDVSDET) && 854a45c6cb8SMadhusudhan Chikkature (ios->vdd == DUAL_VOLT_OCR_BIT)) { 855a45c6cb8SMadhusudhan Chikkature /* 856a45c6cb8SMadhusudhan Chikkature * The mmc_select_voltage fn of the core does 857a45c6cb8SMadhusudhan Chikkature * not seem to set the power_mode to 858a45c6cb8SMadhusudhan Chikkature * MMC_POWER_UP upon recalculating the voltage. 859a45c6cb8SMadhusudhan Chikkature * vdd 1.8v. 860a45c6cb8SMadhusudhan Chikkature */ 861a45c6cb8SMadhusudhan Chikkature if (omap_mmc_switch_opcond(host, ios->vdd) != 0) 862a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 863a45c6cb8SMadhusudhan Chikkature "Switch operation failed\n"); 864a45c6cb8SMadhusudhan Chikkature } 865a45c6cb8SMadhusudhan Chikkature } 866a45c6cb8SMadhusudhan Chikkature 867a45c6cb8SMadhusudhan Chikkature if (ios->clock) { 868a45c6cb8SMadhusudhan Chikkature dsor = OMAP_MMC_MASTER_CLOCK / ios->clock; 869a45c6cb8SMadhusudhan Chikkature if (dsor < 1) 870a45c6cb8SMadhusudhan Chikkature dsor = 1; 871a45c6cb8SMadhusudhan Chikkature 872a45c6cb8SMadhusudhan Chikkature if (OMAP_MMC_MASTER_CLOCK / dsor > ios->clock) 873a45c6cb8SMadhusudhan Chikkature dsor++; 874a45c6cb8SMadhusudhan Chikkature 875a45c6cb8SMadhusudhan Chikkature if (dsor > 250) 876a45c6cb8SMadhusudhan Chikkature dsor = 250; 877a45c6cb8SMadhusudhan Chikkature } 878a45c6cb8SMadhusudhan Chikkature omap_mmc_stop_clock(host); 879a45c6cb8SMadhusudhan Chikkature regval = OMAP_HSMMC_READ(host->base, SYSCTL); 880a45c6cb8SMadhusudhan Chikkature regval = regval & ~(CLKD_MASK); 881a45c6cb8SMadhusudhan Chikkature regval = regval | (dsor << 6) | (DTO << 16); 882a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, SYSCTL, regval); 883a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, SYSCTL, 884a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, SYSCTL) | ICE); 885a45c6cb8SMadhusudhan Chikkature 886a45c6cb8SMadhusudhan Chikkature /* Wait till the ICS bit is set */ 887a45c6cb8SMadhusudhan Chikkature timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS); 888a45c6cb8SMadhusudhan Chikkature while ((OMAP_HSMMC_READ(host->base, SYSCTL) & ICS) != 0x2 889a45c6cb8SMadhusudhan Chikkature && time_before(jiffies, timeout)) 890a45c6cb8SMadhusudhan Chikkature msleep(1); 891a45c6cb8SMadhusudhan Chikkature 892a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, SYSCTL, 893a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, SYSCTL) | CEN); 894a45c6cb8SMadhusudhan Chikkature 895a45c6cb8SMadhusudhan Chikkature if (ios->power_mode == MMC_POWER_ON) 896a45c6cb8SMadhusudhan Chikkature send_init_stream(host); 897a45c6cb8SMadhusudhan Chikkature 898a45c6cb8SMadhusudhan Chikkature if (ios->bus_mode == MMC_BUSMODE_OPENDRAIN) 899a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, CON, 900a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, CON) | OD); 901a45c6cb8SMadhusudhan Chikkature } 902a45c6cb8SMadhusudhan Chikkature 903a45c6cb8SMadhusudhan Chikkature static int omap_hsmmc_get_cd(struct mmc_host *mmc) 904a45c6cb8SMadhusudhan Chikkature { 905a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 906a45c6cb8SMadhusudhan Chikkature struct omap_mmc_platform_data *pdata = host->pdata; 907a45c6cb8SMadhusudhan Chikkature 908a45c6cb8SMadhusudhan Chikkature if (!pdata->slots[0].card_detect) 909a45c6cb8SMadhusudhan Chikkature return -ENOSYS; 910a45c6cb8SMadhusudhan Chikkature return pdata->slots[0].card_detect(pdata->slots[0].card_detect_irq); 911a45c6cb8SMadhusudhan Chikkature } 912a45c6cb8SMadhusudhan Chikkature 913a45c6cb8SMadhusudhan Chikkature static int omap_hsmmc_get_ro(struct mmc_host *mmc) 914a45c6cb8SMadhusudhan Chikkature { 915a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = mmc_priv(mmc); 916a45c6cb8SMadhusudhan Chikkature struct omap_mmc_platform_data *pdata = host->pdata; 917a45c6cb8SMadhusudhan Chikkature 918a45c6cb8SMadhusudhan Chikkature if (!pdata->slots[0].get_ro) 919a45c6cb8SMadhusudhan Chikkature return -ENOSYS; 920a45c6cb8SMadhusudhan Chikkature return pdata->slots[0].get_ro(host->dev, 0); 921a45c6cb8SMadhusudhan Chikkature } 922a45c6cb8SMadhusudhan Chikkature 9231b331e69SKim Kyuwon static void omap_hsmmc_init(struct mmc_omap_host *host) 9241b331e69SKim Kyuwon { 9251b331e69SKim Kyuwon u32 hctl, capa, value; 9261b331e69SKim Kyuwon 9271b331e69SKim Kyuwon /* Only MMC1 supports 3.0V */ 9281b331e69SKim Kyuwon if (host->id == OMAP_MMC1_DEVID) { 9291b331e69SKim Kyuwon hctl = SDVS30; 9301b331e69SKim Kyuwon capa = VS30 | VS18; 9311b331e69SKim Kyuwon } else { 9321b331e69SKim Kyuwon hctl = SDVS18; 9331b331e69SKim Kyuwon capa = VS18; 9341b331e69SKim Kyuwon } 9351b331e69SKim Kyuwon 9361b331e69SKim Kyuwon value = OMAP_HSMMC_READ(host->base, HCTL) & ~SDVS_MASK; 9371b331e69SKim Kyuwon OMAP_HSMMC_WRITE(host->base, HCTL, value | hctl); 9381b331e69SKim Kyuwon 9391b331e69SKim Kyuwon value = OMAP_HSMMC_READ(host->base, CAPA); 9401b331e69SKim Kyuwon OMAP_HSMMC_WRITE(host->base, CAPA, value | capa); 9411b331e69SKim Kyuwon 9421b331e69SKim Kyuwon /* Set the controller to AUTO IDLE mode */ 9431b331e69SKim Kyuwon value = OMAP_HSMMC_READ(host->base, SYSCONFIG); 9441b331e69SKim Kyuwon OMAP_HSMMC_WRITE(host->base, SYSCONFIG, value | AUTOIDLE); 9451b331e69SKim Kyuwon 9461b331e69SKim Kyuwon /* Set SD bus power bit */ 9471b331e69SKim Kyuwon value = OMAP_HSMMC_READ(host->base, HCTL); 9481b331e69SKim Kyuwon OMAP_HSMMC_WRITE(host->base, HCTL, value | SDBP); 9491b331e69SKim Kyuwon } 9501b331e69SKim Kyuwon 951a45c6cb8SMadhusudhan Chikkature static struct mmc_host_ops mmc_omap_ops = { 952a45c6cb8SMadhusudhan Chikkature .request = omap_mmc_request, 953a45c6cb8SMadhusudhan Chikkature .set_ios = omap_mmc_set_ios, 954a45c6cb8SMadhusudhan Chikkature .get_cd = omap_hsmmc_get_cd, 955a45c6cb8SMadhusudhan Chikkature .get_ro = omap_hsmmc_get_ro, 956a45c6cb8SMadhusudhan Chikkature /* NYET -- enable_sdio_irq */ 957a45c6cb8SMadhusudhan Chikkature }; 958a45c6cb8SMadhusudhan Chikkature 959a45c6cb8SMadhusudhan Chikkature static int __init omap_mmc_probe(struct platform_device *pdev) 960a45c6cb8SMadhusudhan Chikkature { 961a45c6cb8SMadhusudhan Chikkature struct omap_mmc_platform_data *pdata = pdev->dev.platform_data; 962a45c6cb8SMadhusudhan Chikkature struct mmc_host *mmc; 963a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = NULL; 964a45c6cb8SMadhusudhan Chikkature struct resource *res; 965a45c6cb8SMadhusudhan Chikkature int ret = 0, irq; 966a45c6cb8SMadhusudhan Chikkature 967a45c6cb8SMadhusudhan Chikkature if (pdata == NULL) { 968a45c6cb8SMadhusudhan Chikkature dev_err(&pdev->dev, "Platform Data is missing\n"); 969a45c6cb8SMadhusudhan Chikkature return -ENXIO; 970a45c6cb8SMadhusudhan Chikkature } 971a45c6cb8SMadhusudhan Chikkature 972a45c6cb8SMadhusudhan Chikkature if (pdata->nr_slots == 0) { 973a45c6cb8SMadhusudhan Chikkature dev_err(&pdev->dev, "No Slots\n"); 974a45c6cb8SMadhusudhan Chikkature return -ENXIO; 975a45c6cb8SMadhusudhan Chikkature } 976a45c6cb8SMadhusudhan Chikkature 977a45c6cb8SMadhusudhan Chikkature res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 978a45c6cb8SMadhusudhan Chikkature irq = platform_get_irq(pdev, 0); 979a45c6cb8SMadhusudhan Chikkature if (res == NULL || irq < 0) 980a45c6cb8SMadhusudhan Chikkature return -ENXIO; 981a45c6cb8SMadhusudhan Chikkature 982a45c6cb8SMadhusudhan Chikkature res = request_mem_region(res->start, res->end - res->start + 1, 983a45c6cb8SMadhusudhan Chikkature pdev->name); 984a45c6cb8SMadhusudhan Chikkature if (res == NULL) 985a45c6cb8SMadhusudhan Chikkature return -EBUSY; 986a45c6cb8SMadhusudhan Chikkature 987a45c6cb8SMadhusudhan Chikkature mmc = mmc_alloc_host(sizeof(struct mmc_omap_host), &pdev->dev); 988a45c6cb8SMadhusudhan Chikkature if (!mmc) { 989a45c6cb8SMadhusudhan Chikkature ret = -ENOMEM; 990a45c6cb8SMadhusudhan Chikkature goto err; 991a45c6cb8SMadhusudhan Chikkature } 992a45c6cb8SMadhusudhan Chikkature 993a45c6cb8SMadhusudhan Chikkature host = mmc_priv(mmc); 994a45c6cb8SMadhusudhan Chikkature host->mmc = mmc; 995a45c6cb8SMadhusudhan Chikkature host->pdata = pdata; 996a45c6cb8SMadhusudhan Chikkature host->dev = &pdev->dev; 997a45c6cb8SMadhusudhan Chikkature host->use_dma = 1; 998a45c6cb8SMadhusudhan Chikkature host->dev->dma_mask = &pdata->dma_mask; 999a45c6cb8SMadhusudhan Chikkature host->dma_ch = -1; 1000a45c6cb8SMadhusudhan Chikkature host->irq = irq; 1001a45c6cb8SMadhusudhan Chikkature host->id = pdev->id; 1002a45c6cb8SMadhusudhan Chikkature host->slot_id = 0; 1003a45c6cb8SMadhusudhan Chikkature host->mapbase = res->start; 1004a45c6cb8SMadhusudhan Chikkature host->base = ioremap(host->mapbase, SZ_4K); 1005a45c6cb8SMadhusudhan Chikkature 1006a45c6cb8SMadhusudhan Chikkature platform_set_drvdata(pdev, host); 1007a45c6cb8SMadhusudhan Chikkature INIT_WORK(&host->mmc_carddetect_work, mmc_omap_detect); 1008a45c6cb8SMadhusudhan Chikkature 1009a45c6cb8SMadhusudhan Chikkature mmc->ops = &mmc_omap_ops; 1010a45c6cb8SMadhusudhan Chikkature mmc->f_min = 400000; 1011a45c6cb8SMadhusudhan Chikkature mmc->f_max = 52000000; 1012a45c6cb8SMadhusudhan Chikkature 1013a45c6cb8SMadhusudhan Chikkature sema_init(&host->sem, 1); 1014a45c6cb8SMadhusudhan Chikkature 1015a45c6cb8SMadhusudhan Chikkature host->iclk = clk_get(&pdev->dev, "mmchs_ick"); 1016a45c6cb8SMadhusudhan Chikkature if (IS_ERR(host->iclk)) { 1017a45c6cb8SMadhusudhan Chikkature ret = PTR_ERR(host->iclk); 1018a45c6cb8SMadhusudhan Chikkature host->iclk = NULL; 1019a45c6cb8SMadhusudhan Chikkature goto err1; 1020a45c6cb8SMadhusudhan Chikkature } 1021a45c6cb8SMadhusudhan Chikkature host->fclk = clk_get(&pdev->dev, "mmchs_fck"); 1022a45c6cb8SMadhusudhan Chikkature if (IS_ERR(host->fclk)) { 1023a45c6cb8SMadhusudhan Chikkature ret = PTR_ERR(host->fclk); 1024a45c6cb8SMadhusudhan Chikkature host->fclk = NULL; 1025a45c6cb8SMadhusudhan Chikkature clk_put(host->iclk); 1026a45c6cb8SMadhusudhan Chikkature goto err1; 1027a45c6cb8SMadhusudhan Chikkature } 1028a45c6cb8SMadhusudhan Chikkature 1029a45c6cb8SMadhusudhan Chikkature if (clk_enable(host->fclk) != 0) { 1030a45c6cb8SMadhusudhan Chikkature clk_put(host->iclk); 1031a45c6cb8SMadhusudhan Chikkature clk_put(host->fclk); 1032a45c6cb8SMadhusudhan Chikkature goto err1; 1033a45c6cb8SMadhusudhan Chikkature } 1034a45c6cb8SMadhusudhan Chikkature 1035a45c6cb8SMadhusudhan Chikkature if (clk_enable(host->iclk) != 0) { 1036a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 1037a45c6cb8SMadhusudhan Chikkature clk_put(host->iclk); 1038a45c6cb8SMadhusudhan Chikkature clk_put(host->fclk); 1039a45c6cb8SMadhusudhan Chikkature goto err1; 1040a45c6cb8SMadhusudhan Chikkature } 1041a45c6cb8SMadhusudhan Chikkature 1042a45c6cb8SMadhusudhan Chikkature host->dbclk = clk_get(&pdev->dev, "mmchsdb_fck"); 1043a45c6cb8SMadhusudhan Chikkature /* 1044a45c6cb8SMadhusudhan Chikkature * MMC can still work without debounce clock. 1045a45c6cb8SMadhusudhan Chikkature */ 1046a45c6cb8SMadhusudhan Chikkature if (IS_ERR(host->dbclk)) 1047a45c6cb8SMadhusudhan Chikkature dev_warn(mmc_dev(host->mmc), "Failed to get debounce clock\n"); 1048a45c6cb8SMadhusudhan Chikkature else 1049a45c6cb8SMadhusudhan Chikkature if (clk_enable(host->dbclk) != 0) 1050a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "Enabling debounce" 1051a45c6cb8SMadhusudhan Chikkature " clk failed\n"); 1052a45c6cb8SMadhusudhan Chikkature else 1053a45c6cb8SMadhusudhan Chikkature host->dbclk_enabled = 1; 1054a45c6cb8SMadhusudhan Chikkature 10550ccd76d4SJuha Yrjola /* Since we do only SG emulation, we can have as many segs 10560ccd76d4SJuha Yrjola * as we want. */ 10570ccd76d4SJuha Yrjola mmc->max_phys_segs = 1024; 10580ccd76d4SJuha Yrjola mmc->max_hw_segs = 1024; 10590ccd76d4SJuha Yrjola 1060a45c6cb8SMadhusudhan Chikkature mmc->max_blk_size = 512; /* Block Length at max can be 1024 */ 1061a45c6cb8SMadhusudhan Chikkature mmc->max_blk_count = 0xFFFF; /* No. of Blocks is 16 bits */ 1062a45c6cb8SMadhusudhan Chikkature mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count; 1063a45c6cb8SMadhusudhan Chikkature mmc->max_seg_size = mmc->max_req_size; 1064a45c6cb8SMadhusudhan Chikkature 1065a45c6cb8SMadhusudhan Chikkature mmc->ocr_avail = mmc_slot(host).ocr_mask; 1066a45c6cb8SMadhusudhan Chikkature mmc->caps |= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED; 1067a45c6cb8SMadhusudhan Chikkature 106873153010SJarkko Lavinen if (pdata->slots[host->slot_id].wires >= 8) 106973153010SJarkko Lavinen mmc->caps |= MMC_CAP_8_BIT_DATA; 107073153010SJarkko Lavinen else if (pdata->slots[host->slot_id].wires >= 4) 1071a45c6cb8SMadhusudhan Chikkature mmc->caps |= MMC_CAP_4_BIT_DATA; 1072a45c6cb8SMadhusudhan Chikkature 10731b331e69SKim Kyuwon omap_hsmmc_init(host); 1074a45c6cb8SMadhusudhan Chikkature 1075a45c6cb8SMadhusudhan Chikkature /* Request IRQ for MMC operations */ 1076a45c6cb8SMadhusudhan Chikkature ret = request_irq(host->irq, mmc_omap_irq, IRQF_DISABLED, 1077a45c6cb8SMadhusudhan Chikkature mmc_hostname(mmc), host); 1078a45c6cb8SMadhusudhan Chikkature if (ret) { 1079a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "Unable to grab HSMMC IRQ\n"); 1080a45c6cb8SMadhusudhan Chikkature goto err_irq; 1081a45c6cb8SMadhusudhan Chikkature } 1082a45c6cb8SMadhusudhan Chikkature 1083a45c6cb8SMadhusudhan Chikkature if (pdata->init != NULL) { 1084a45c6cb8SMadhusudhan Chikkature if (pdata->init(&pdev->dev) != 0) { 1085a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1086a45c6cb8SMadhusudhan Chikkature "Unable to configure MMC IRQs\n"); 1087a45c6cb8SMadhusudhan Chikkature goto err_irq_cd_init; 1088a45c6cb8SMadhusudhan Chikkature } 1089a45c6cb8SMadhusudhan Chikkature } 1090a45c6cb8SMadhusudhan Chikkature 1091a45c6cb8SMadhusudhan Chikkature /* Request IRQ for card detect */ 1092a45c6cb8SMadhusudhan Chikkature if ((mmc_slot(host).card_detect_irq) && (mmc_slot(host).card_detect)) { 1093a45c6cb8SMadhusudhan Chikkature ret = request_irq(mmc_slot(host).card_detect_irq, 1094a45c6cb8SMadhusudhan Chikkature omap_mmc_cd_handler, 1095a45c6cb8SMadhusudhan Chikkature IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING 1096a45c6cb8SMadhusudhan Chikkature | IRQF_DISABLED, 1097a45c6cb8SMadhusudhan Chikkature mmc_hostname(mmc), host); 1098a45c6cb8SMadhusudhan Chikkature if (ret) { 1099a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1100a45c6cb8SMadhusudhan Chikkature "Unable to grab MMC CD IRQ\n"); 1101a45c6cb8SMadhusudhan Chikkature goto err_irq_cd; 1102a45c6cb8SMadhusudhan Chikkature } 1103a45c6cb8SMadhusudhan Chikkature } 1104a45c6cb8SMadhusudhan Chikkature 1105a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, ISE, INT_EN_MASK); 1106a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, IE, INT_EN_MASK); 1107a45c6cb8SMadhusudhan Chikkature 1108a45c6cb8SMadhusudhan Chikkature mmc_add_host(mmc); 1109a45c6cb8SMadhusudhan Chikkature 1110a45c6cb8SMadhusudhan Chikkature if (host->pdata->slots[host->slot_id].name != NULL) { 1111a45c6cb8SMadhusudhan Chikkature ret = device_create_file(&mmc->class_dev, &dev_attr_slot_name); 1112a45c6cb8SMadhusudhan Chikkature if (ret < 0) 1113a45c6cb8SMadhusudhan Chikkature goto err_slot_name; 1114a45c6cb8SMadhusudhan Chikkature } 1115a45c6cb8SMadhusudhan Chikkature if (mmc_slot(host).card_detect_irq && mmc_slot(host).card_detect && 1116a45c6cb8SMadhusudhan Chikkature host->pdata->slots[host->slot_id].get_cover_state) { 1117a45c6cb8SMadhusudhan Chikkature ret = device_create_file(&mmc->class_dev, 1118a45c6cb8SMadhusudhan Chikkature &dev_attr_cover_switch); 1119a45c6cb8SMadhusudhan Chikkature if (ret < 0) 1120a45c6cb8SMadhusudhan Chikkature goto err_cover_switch; 1121a45c6cb8SMadhusudhan Chikkature } 1122a45c6cb8SMadhusudhan Chikkature 1123a45c6cb8SMadhusudhan Chikkature return 0; 1124a45c6cb8SMadhusudhan Chikkature 1125a45c6cb8SMadhusudhan Chikkature err_cover_switch: 1126a45c6cb8SMadhusudhan Chikkature device_remove_file(&mmc->class_dev, &dev_attr_cover_switch); 1127a45c6cb8SMadhusudhan Chikkature err_slot_name: 1128a45c6cb8SMadhusudhan Chikkature mmc_remove_host(mmc); 1129a45c6cb8SMadhusudhan Chikkature err_irq_cd: 1130a45c6cb8SMadhusudhan Chikkature free_irq(mmc_slot(host).card_detect_irq, host); 1131a45c6cb8SMadhusudhan Chikkature err_irq_cd_init: 1132a45c6cb8SMadhusudhan Chikkature free_irq(host->irq, host); 1133a45c6cb8SMadhusudhan Chikkature err_irq: 1134a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 1135a45c6cb8SMadhusudhan Chikkature clk_disable(host->iclk); 1136a45c6cb8SMadhusudhan Chikkature clk_put(host->fclk); 1137a45c6cb8SMadhusudhan Chikkature clk_put(host->iclk); 1138a45c6cb8SMadhusudhan Chikkature if (host->dbclk_enabled) { 1139a45c6cb8SMadhusudhan Chikkature clk_disable(host->dbclk); 1140a45c6cb8SMadhusudhan Chikkature clk_put(host->dbclk); 1141a45c6cb8SMadhusudhan Chikkature } 1142a45c6cb8SMadhusudhan Chikkature 1143a45c6cb8SMadhusudhan Chikkature err1: 1144a45c6cb8SMadhusudhan Chikkature iounmap(host->base); 1145a45c6cb8SMadhusudhan Chikkature err: 1146a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), "Probe Failed\n"); 1147a45c6cb8SMadhusudhan Chikkature release_mem_region(res->start, res->end - res->start + 1); 1148a45c6cb8SMadhusudhan Chikkature if (host) 1149a45c6cb8SMadhusudhan Chikkature mmc_free_host(mmc); 1150a45c6cb8SMadhusudhan Chikkature return ret; 1151a45c6cb8SMadhusudhan Chikkature } 1152a45c6cb8SMadhusudhan Chikkature 1153a45c6cb8SMadhusudhan Chikkature static int omap_mmc_remove(struct platform_device *pdev) 1154a45c6cb8SMadhusudhan Chikkature { 1155a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = platform_get_drvdata(pdev); 1156a45c6cb8SMadhusudhan Chikkature struct resource *res; 1157a45c6cb8SMadhusudhan Chikkature 1158a45c6cb8SMadhusudhan Chikkature if (host) { 1159a45c6cb8SMadhusudhan Chikkature mmc_remove_host(host->mmc); 1160a45c6cb8SMadhusudhan Chikkature if (host->pdata->cleanup) 1161a45c6cb8SMadhusudhan Chikkature host->pdata->cleanup(&pdev->dev); 1162a45c6cb8SMadhusudhan Chikkature free_irq(host->irq, host); 1163a45c6cb8SMadhusudhan Chikkature if (mmc_slot(host).card_detect_irq) 1164a45c6cb8SMadhusudhan Chikkature free_irq(mmc_slot(host).card_detect_irq, host); 1165a45c6cb8SMadhusudhan Chikkature flush_scheduled_work(); 1166a45c6cb8SMadhusudhan Chikkature 1167a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 1168a45c6cb8SMadhusudhan Chikkature clk_disable(host->iclk); 1169a45c6cb8SMadhusudhan Chikkature clk_put(host->fclk); 1170a45c6cb8SMadhusudhan Chikkature clk_put(host->iclk); 1171a45c6cb8SMadhusudhan Chikkature if (host->dbclk_enabled) { 1172a45c6cb8SMadhusudhan Chikkature clk_disable(host->dbclk); 1173a45c6cb8SMadhusudhan Chikkature clk_put(host->dbclk); 1174a45c6cb8SMadhusudhan Chikkature } 1175a45c6cb8SMadhusudhan Chikkature 1176a45c6cb8SMadhusudhan Chikkature mmc_free_host(host->mmc); 1177a45c6cb8SMadhusudhan Chikkature iounmap(host->base); 1178a45c6cb8SMadhusudhan Chikkature } 1179a45c6cb8SMadhusudhan Chikkature 1180a45c6cb8SMadhusudhan Chikkature res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 1181a45c6cb8SMadhusudhan Chikkature if (res) 1182a45c6cb8SMadhusudhan Chikkature release_mem_region(res->start, res->end - res->start + 1); 1183a45c6cb8SMadhusudhan Chikkature platform_set_drvdata(pdev, NULL); 1184a45c6cb8SMadhusudhan Chikkature 1185a45c6cb8SMadhusudhan Chikkature return 0; 1186a45c6cb8SMadhusudhan Chikkature } 1187a45c6cb8SMadhusudhan Chikkature 1188a45c6cb8SMadhusudhan Chikkature #ifdef CONFIG_PM 1189a45c6cb8SMadhusudhan Chikkature static int omap_mmc_suspend(struct platform_device *pdev, pm_message_t state) 1190a45c6cb8SMadhusudhan Chikkature { 1191a45c6cb8SMadhusudhan Chikkature int ret = 0; 1192a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = platform_get_drvdata(pdev); 1193a45c6cb8SMadhusudhan Chikkature 1194a45c6cb8SMadhusudhan Chikkature if (host && host->suspended) 1195a45c6cb8SMadhusudhan Chikkature return 0; 1196a45c6cb8SMadhusudhan Chikkature 1197a45c6cb8SMadhusudhan Chikkature if (host) { 1198a45c6cb8SMadhusudhan Chikkature ret = mmc_suspend_host(host->mmc, state); 1199a45c6cb8SMadhusudhan Chikkature if (ret == 0) { 1200a45c6cb8SMadhusudhan Chikkature host->suspended = 1; 1201a45c6cb8SMadhusudhan Chikkature 1202a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, ISE, 0); 1203a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, IE, 0); 1204a45c6cb8SMadhusudhan Chikkature 1205a45c6cb8SMadhusudhan Chikkature if (host->pdata->suspend) { 1206a45c6cb8SMadhusudhan Chikkature ret = host->pdata->suspend(&pdev->dev, 1207a45c6cb8SMadhusudhan Chikkature host->slot_id); 1208a45c6cb8SMadhusudhan Chikkature if (ret) 1209a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1210a45c6cb8SMadhusudhan Chikkature "Unable to handle MMC board" 1211a45c6cb8SMadhusudhan Chikkature " level suspend\n"); 1212a45c6cb8SMadhusudhan Chikkature } 1213a45c6cb8SMadhusudhan Chikkature 1214eb250826SDavid Brownell if (host->id == OMAP_MMC1_DEVID 1215eb250826SDavid Brownell && !(OMAP_HSMMC_READ(host->base, HCTL) 1216eb250826SDavid Brownell & SDVSDET)) { 1217a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 1218a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) 1219a45c6cb8SMadhusudhan Chikkature & SDVSCLR); 1220a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 1221a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) 1222a45c6cb8SMadhusudhan Chikkature | SDVS30); 1223a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_WRITE(host->base, HCTL, 1224a45c6cb8SMadhusudhan Chikkature OMAP_HSMMC_READ(host->base, HCTL) 1225a45c6cb8SMadhusudhan Chikkature | SDBP); 1226a45c6cb8SMadhusudhan Chikkature } 1227a45c6cb8SMadhusudhan Chikkature 1228a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 1229a45c6cb8SMadhusudhan Chikkature clk_disable(host->iclk); 1230a45c6cb8SMadhusudhan Chikkature clk_disable(host->dbclk); 1231a45c6cb8SMadhusudhan Chikkature } 1232a45c6cb8SMadhusudhan Chikkature 1233a45c6cb8SMadhusudhan Chikkature } 1234a45c6cb8SMadhusudhan Chikkature return ret; 1235a45c6cb8SMadhusudhan Chikkature } 1236a45c6cb8SMadhusudhan Chikkature 1237a45c6cb8SMadhusudhan Chikkature /* Routine to resume the MMC device */ 1238a45c6cb8SMadhusudhan Chikkature static int omap_mmc_resume(struct platform_device *pdev) 1239a45c6cb8SMadhusudhan Chikkature { 1240a45c6cb8SMadhusudhan Chikkature int ret = 0; 1241a45c6cb8SMadhusudhan Chikkature struct mmc_omap_host *host = platform_get_drvdata(pdev); 1242a45c6cb8SMadhusudhan Chikkature 1243a45c6cb8SMadhusudhan Chikkature if (host && !host->suspended) 1244a45c6cb8SMadhusudhan Chikkature return 0; 1245a45c6cb8SMadhusudhan Chikkature 1246a45c6cb8SMadhusudhan Chikkature if (host) { 1247a45c6cb8SMadhusudhan Chikkature 1248a45c6cb8SMadhusudhan Chikkature ret = clk_enable(host->fclk); 1249a45c6cb8SMadhusudhan Chikkature if (ret) 1250a45c6cb8SMadhusudhan Chikkature goto clk_en_err; 1251a45c6cb8SMadhusudhan Chikkature 1252a45c6cb8SMadhusudhan Chikkature ret = clk_enable(host->iclk); 1253a45c6cb8SMadhusudhan Chikkature if (ret) { 1254a45c6cb8SMadhusudhan Chikkature clk_disable(host->fclk); 1255a45c6cb8SMadhusudhan Chikkature clk_put(host->fclk); 1256a45c6cb8SMadhusudhan Chikkature goto clk_en_err; 1257a45c6cb8SMadhusudhan Chikkature } 1258a45c6cb8SMadhusudhan Chikkature 1259a45c6cb8SMadhusudhan Chikkature if (clk_enable(host->dbclk) != 0) 1260a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1261a45c6cb8SMadhusudhan Chikkature "Enabling debounce clk failed\n"); 1262a45c6cb8SMadhusudhan Chikkature 12631b331e69SKim Kyuwon omap_hsmmc_init(host); 12641b331e69SKim Kyuwon 1265a45c6cb8SMadhusudhan Chikkature if (host->pdata->resume) { 1266a45c6cb8SMadhusudhan Chikkature ret = host->pdata->resume(&pdev->dev, host->slot_id); 1267a45c6cb8SMadhusudhan Chikkature if (ret) 1268a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1269a45c6cb8SMadhusudhan Chikkature "Unmask interrupt failed\n"); 1270a45c6cb8SMadhusudhan Chikkature } 1271a45c6cb8SMadhusudhan Chikkature 1272a45c6cb8SMadhusudhan Chikkature /* Notify the core to resume the host */ 1273a45c6cb8SMadhusudhan Chikkature ret = mmc_resume_host(host->mmc); 1274a45c6cb8SMadhusudhan Chikkature if (ret == 0) 1275a45c6cb8SMadhusudhan Chikkature host->suspended = 0; 1276a45c6cb8SMadhusudhan Chikkature } 1277a45c6cb8SMadhusudhan Chikkature 1278a45c6cb8SMadhusudhan Chikkature return ret; 1279a45c6cb8SMadhusudhan Chikkature 1280a45c6cb8SMadhusudhan Chikkature clk_en_err: 1281a45c6cb8SMadhusudhan Chikkature dev_dbg(mmc_dev(host->mmc), 1282a45c6cb8SMadhusudhan Chikkature "Failed to enable MMC clocks during resume\n"); 1283a45c6cb8SMadhusudhan Chikkature return ret; 1284a45c6cb8SMadhusudhan Chikkature } 1285a45c6cb8SMadhusudhan Chikkature 1286a45c6cb8SMadhusudhan Chikkature #else 1287a45c6cb8SMadhusudhan Chikkature #define omap_mmc_suspend NULL 1288a45c6cb8SMadhusudhan Chikkature #define omap_mmc_resume NULL 1289a45c6cb8SMadhusudhan Chikkature #endif 1290a45c6cb8SMadhusudhan Chikkature 1291a45c6cb8SMadhusudhan Chikkature static struct platform_driver omap_mmc_driver = { 1292a45c6cb8SMadhusudhan Chikkature .probe = omap_mmc_probe, 1293a45c6cb8SMadhusudhan Chikkature .remove = omap_mmc_remove, 1294a45c6cb8SMadhusudhan Chikkature .suspend = omap_mmc_suspend, 1295a45c6cb8SMadhusudhan Chikkature .resume = omap_mmc_resume, 1296a45c6cb8SMadhusudhan Chikkature .driver = { 1297a45c6cb8SMadhusudhan Chikkature .name = DRIVER_NAME, 1298a45c6cb8SMadhusudhan Chikkature .owner = THIS_MODULE, 1299a45c6cb8SMadhusudhan Chikkature }, 1300a45c6cb8SMadhusudhan Chikkature }; 1301a45c6cb8SMadhusudhan Chikkature 1302a45c6cb8SMadhusudhan Chikkature static int __init omap_mmc_init(void) 1303a45c6cb8SMadhusudhan Chikkature { 1304a45c6cb8SMadhusudhan Chikkature /* Register the MMC driver */ 1305a45c6cb8SMadhusudhan Chikkature return platform_driver_register(&omap_mmc_driver); 1306a45c6cb8SMadhusudhan Chikkature } 1307a45c6cb8SMadhusudhan Chikkature 1308a45c6cb8SMadhusudhan Chikkature static void __exit omap_mmc_cleanup(void) 1309a45c6cb8SMadhusudhan Chikkature { 1310a45c6cb8SMadhusudhan Chikkature /* Unregister MMC driver */ 1311a45c6cb8SMadhusudhan Chikkature platform_driver_unregister(&omap_mmc_driver); 1312a45c6cb8SMadhusudhan Chikkature } 1313a45c6cb8SMadhusudhan Chikkature 1314a45c6cb8SMadhusudhan Chikkature module_init(omap_mmc_init); 1315a45c6cb8SMadhusudhan Chikkature module_exit(omap_mmc_cleanup); 1316a45c6cb8SMadhusudhan Chikkature 1317a45c6cb8SMadhusudhan Chikkature MODULE_DESCRIPTION("OMAP High Speed Multimedia Card driver"); 1318a45c6cb8SMadhusudhan Chikkature MODULE_LICENSE("GPL"); 1319a45c6cb8SMadhusudhan Chikkature MODULE_ALIAS("platform:" DRIVER_NAME); 1320a45c6cb8SMadhusudhan Chikkature MODULE_AUTHOR("Texas Instruments Inc"); 1321