1ebf0bd36SAmit Kucheria /* 2ebf0bd36SAmit Kucheria * linux/drivers/i2c/chips/twl4030-power.c 3ebf0bd36SAmit Kucheria * 4ebf0bd36SAmit Kucheria * Handle TWL4030 Power initialization 5ebf0bd36SAmit Kucheria * 6ebf0bd36SAmit Kucheria * Copyright (C) 2008 Nokia Corporation 7ebf0bd36SAmit Kucheria * Copyright (C) 2006 Texas Instruments, Inc 8ebf0bd36SAmit Kucheria * 9ebf0bd36SAmit Kucheria * Written by Kalle Jokiniemi 10ebf0bd36SAmit Kucheria * Peter De Schrijver <peter.de-schrijver@nokia.com> 11ebf0bd36SAmit Kucheria * Several fixes by Amit Kucheria <amit.kucheria@verdurent.com> 12ebf0bd36SAmit Kucheria * 13ebf0bd36SAmit Kucheria * This file is subject to the terms and conditions of the GNU General 14ebf0bd36SAmit Kucheria * Public License. See the file "COPYING" in the main directory of this 15ebf0bd36SAmit Kucheria * archive for more details. 16ebf0bd36SAmit Kucheria * 17ebf0bd36SAmit Kucheria * This program is distributed in the hope that it will be useful, 18ebf0bd36SAmit Kucheria * but WITHOUT ANY WARRANTY; without even the implied warranty of 19ebf0bd36SAmit Kucheria * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 20ebf0bd36SAmit Kucheria * GNU General Public License for more details. 21ebf0bd36SAmit Kucheria * 22ebf0bd36SAmit Kucheria * You should have received a copy of the GNU General Public License 23ebf0bd36SAmit Kucheria * along with this program; if not, write to the Free Software 24ebf0bd36SAmit Kucheria * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 25ebf0bd36SAmit Kucheria */ 26ebf0bd36SAmit Kucheria 27ebf0bd36SAmit Kucheria #include <linux/module.h> 28ebf0bd36SAmit Kucheria #include <linux/pm.h> 29b07682b6SSantosh Shilimkar #include <linux/i2c/twl.h> 30ebf0bd36SAmit Kucheria #include <linux/platform_device.h> 31b0fc1da4SFlorian Vaussard #include <linux/of.h> 32e7cd1d1eSTony Lindgren #include <linux/of_device.h> 33ebf0bd36SAmit Kucheria 34ebf0bd36SAmit Kucheria #include <asm/mach-types.h> 35ebf0bd36SAmit Kucheria 36ebf0bd36SAmit Kucheria static u8 twl4030_start_script_address = 0x2b; 37ebf0bd36SAmit Kucheria 3832057281STony Lindgren /* Register bits for P1, P2 and P3_SW_EVENTS */ 3932057281STony Lindgren #define PWR_STOPON_PRWON BIT(6) 4032057281STony Lindgren #define PWR_STOPON_SYSEN BIT(5) 4132057281STony Lindgren #define PWR_ENABLE_WARMRESET BIT(4) 4232057281STony Lindgren #define PWR_LVL_WAKEUP BIT(3) 4332057281STony Lindgren #define PWR_DEVACT BIT(2) 4432057281STony Lindgren #define PWR_DEVSLP BIT(1) 4532057281STony Lindgren #define PWR_DEVOFF BIT(0) 4632057281STony Lindgren 47481c7f86STony Lindgren /* Register bits for CFG_P1_TRANSITION (also for P2 and P3) */ 48481c7f86STony Lindgren #define STARTON_SWBUG BIT(7) /* Start on watchdog */ 49481c7f86STony Lindgren #define STARTON_VBUS BIT(5) /* Start on VBUS */ 50481c7f86STony Lindgren #define STARTON_VBAT BIT(4) /* Start on battery insert */ 51481c7f86STony Lindgren #define STARTON_RTC BIT(3) /* Start on RTC */ 52481c7f86STony Lindgren #define STARTON_USB BIT(2) /* Start on USB host */ 53481c7f86STony Lindgren #define STARTON_CHG BIT(1) /* Start on charger */ 54481c7f86STony Lindgren #define STARTON_PWON BIT(0) /* Start on PWRON button */ 55481c7f86STony Lindgren 5626cc3ab9SIgor Grinberg #define SEQ_OFFSYNC (1 << 0) 57ebf0bd36SAmit Kucheria 58ebf0bd36SAmit Kucheria #define PHY_TO_OFF_PM_MASTER(p) (p - 0x36) 59ebf0bd36SAmit Kucheria #define PHY_TO_OFF_PM_RECEIVER(p) (p - 0x5b) 60ebf0bd36SAmit Kucheria 61ebf0bd36SAmit Kucheria /* resource - hfclk */ 62ebf0bd36SAmit Kucheria #define R_HFCLKOUT_DEV_GRP PHY_TO_OFF_PM_RECEIVER(0xe6) 63ebf0bd36SAmit Kucheria 64ebf0bd36SAmit Kucheria /* PM events */ 65ebf0bd36SAmit Kucheria #define R_P1_SW_EVENTS PHY_TO_OFF_PM_MASTER(0x46) 66ebf0bd36SAmit Kucheria #define R_P2_SW_EVENTS PHY_TO_OFF_PM_MASTER(0x47) 67ebf0bd36SAmit Kucheria #define R_P3_SW_EVENTS PHY_TO_OFF_PM_MASTER(0x48) 68ebf0bd36SAmit Kucheria #define R_CFG_P1_TRANSITION PHY_TO_OFF_PM_MASTER(0x36) 69ebf0bd36SAmit Kucheria #define R_CFG_P2_TRANSITION PHY_TO_OFF_PM_MASTER(0x37) 70ebf0bd36SAmit Kucheria #define R_CFG_P3_TRANSITION PHY_TO_OFF_PM_MASTER(0x38) 71ebf0bd36SAmit Kucheria 72ebf0bd36SAmit Kucheria #define END_OF_SCRIPT 0x3f 73ebf0bd36SAmit Kucheria 74ebf0bd36SAmit Kucheria #define R_SEQ_ADD_A2S PHY_TO_OFF_PM_MASTER(0x55) 75ebf0bd36SAmit Kucheria #define R_SEQ_ADD_S2A12 PHY_TO_OFF_PM_MASTER(0x56) 76ebf0bd36SAmit Kucheria #define R_SEQ_ADD_S2A3 PHY_TO_OFF_PM_MASTER(0x57) 77ebf0bd36SAmit Kucheria #define R_SEQ_ADD_WARM PHY_TO_OFF_PM_MASTER(0x58) 78ebf0bd36SAmit Kucheria #define R_MEMORY_ADDRESS PHY_TO_OFF_PM_MASTER(0x59) 79ebf0bd36SAmit Kucheria #define R_MEMORY_DATA PHY_TO_OFF_PM_MASTER(0x5a) 80ebf0bd36SAmit Kucheria 81890463f0SAmit Kucheria /* resource configuration registers 82890463f0SAmit Kucheria <RESOURCE>_DEV_GRP at address 'n+0' 83890463f0SAmit Kucheria <RESOURCE>_TYPE at address 'n+1' 84890463f0SAmit Kucheria <RESOURCE>_REMAP at address 'n+2' 85890463f0SAmit Kucheria <RESOURCE>_DEDICATED at address 'n+3' 86890463f0SAmit Kucheria */ 87e97d1546SAmit Kucheria #define DEV_GRP_OFFSET 0 88ebf0bd36SAmit Kucheria #define TYPE_OFFSET 1 89b4ead61eSAmit Kucheria #define REMAP_OFFSET 2 90b4ead61eSAmit Kucheria #define DEDICATED_OFFSET 3 91ebf0bd36SAmit Kucheria 92e97d1546SAmit Kucheria /* Bit positions in the registers */ 93890463f0SAmit Kucheria 94890463f0SAmit Kucheria /* <RESOURCE>_DEV_GRP */ 95e97d1546SAmit Kucheria #define DEV_GRP_SHIFT 5 96e97d1546SAmit Kucheria #define DEV_GRP_MASK (7 << DEV_GRP_SHIFT) 97890463f0SAmit Kucheria 98890463f0SAmit Kucheria /* <RESOURCE>_TYPE */ 99ebf0bd36SAmit Kucheria #define TYPE_SHIFT 0 100ebf0bd36SAmit Kucheria #define TYPE_MASK (7 << TYPE_SHIFT) 101ebf0bd36SAmit Kucheria #define TYPE2_SHIFT 3 102ebf0bd36SAmit Kucheria #define TYPE2_MASK (3 << TYPE2_SHIFT) 103ebf0bd36SAmit Kucheria 104b4ead61eSAmit Kucheria /* <RESOURCE>_REMAP */ 105b4ead61eSAmit Kucheria #define SLEEP_STATE_SHIFT 0 106b4ead61eSAmit Kucheria #define SLEEP_STATE_MASK (0xf << SLEEP_STATE_SHIFT) 107b4ead61eSAmit Kucheria #define OFF_STATE_SHIFT 4 108b4ead61eSAmit Kucheria #define OFF_STATE_MASK (0xf << OFF_STATE_SHIFT) 109b4ead61eSAmit Kucheria 110ebf0bd36SAmit Kucheria static u8 res_config_addrs[] = { 111ebf0bd36SAmit Kucheria [RES_VAUX1] = 0x17, 112ebf0bd36SAmit Kucheria [RES_VAUX2] = 0x1b, 113ebf0bd36SAmit Kucheria [RES_VAUX3] = 0x1f, 114ebf0bd36SAmit Kucheria [RES_VAUX4] = 0x23, 115ebf0bd36SAmit Kucheria [RES_VMMC1] = 0x27, 116ebf0bd36SAmit Kucheria [RES_VMMC2] = 0x2b, 117ebf0bd36SAmit Kucheria [RES_VPLL1] = 0x2f, 118ebf0bd36SAmit Kucheria [RES_VPLL2] = 0x33, 119ebf0bd36SAmit Kucheria [RES_VSIM] = 0x37, 120ebf0bd36SAmit Kucheria [RES_VDAC] = 0x3b, 121ebf0bd36SAmit Kucheria [RES_VINTANA1] = 0x3f, 122ebf0bd36SAmit Kucheria [RES_VINTANA2] = 0x43, 123ebf0bd36SAmit Kucheria [RES_VINTDIG] = 0x47, 124ebf0bd36SAmit Kucheria [RES_VIO] = 0x4b, 125ebf0bd36SAmit Kucheria [RES_VDD1] = 0x55, 126ebf0bd36SAmit Kucheria [RES_VDD2] = 0x63, 127ebf0bd36SAmit Kucheria [RES_VUSB_1V5] = 0x71, 128ebf0bd36SAmit Kucheria [RES_VUSB_1V8] = 0x74, 129ebf0bd36SAmit Kucheria [RES_VUSB_3V1] = 0x77, 130ebf0bd36SAmit Kucheria [RES_VUSBCP] = 0x7a, 131ebf0bd36SAmit Kucheria [RES_REGEN] = 0x7f, 132ebf0bd36SAmit Kucheria [RES_NRES_PWRON] = 0x82, 133ebf0bd36SAmit Kucheria [RES_CLKEN] = 0x85, 134ebf0bd36SAmit Kucheria [RES_SYSEN] = 0x88, 135ebf0bd36SAmit Kucheria [RES_HFCLKOUT] = 0x8b, 136ebf0bd36SAmit Kucheria [RES_32KCLKOUT] = 0x8e, 137ebf0bd36SAmit Kucheria [RES_RESET] = 0x91, 138d7ac829fSLesly A M [RES_MAIN_REF] = 0x94, 139ebf0bd36SAmit Kucheria }; 140ebf0bd36SAmit Kucheria 141e7cd1d1eSTony Lindgren /* 142e7cd1d1eSTony Lindgren * Usable values for .remap_sleep and .remap_off 143e7cd1d1eSTony Lindgren * Based on table "5.3.3 Resource Operating modes" 144e7cd1d1eSTony Lindgren */ 145e7cd1d1eSTony Lindgren enum { 146e7cd1d1eSTony Lindgren TWL_REMAP_OFF = 0, 147e7cd1d1eSTony Lindgren TWL_REMAP_SLEEP = 8, 148e7cd1d1eSTony Lindgren TWL_REMAP_ACTIVE = 9, 149e7cd1d1eSTony Lindgren }; 150e7cd1d1eSTony Lindgren 151e7cd1d1eSTony Lindgren /* 152e7cd1d1eSTony Lindgren * Macros to configure the PM register states for various resources. 153e7cd1d1eSTony Lindgren * Note that we can make MSG_SINGULAR etc private to this driver once 154e7cd1d1eSTony Lindgren * omap3 has been made DT only. 155e7cd1d1eSTony Lindgren */ 156e7cd1d1eSTony Lindgren #define TWL_DFLT_DELAY 2 /* typically 2 32 KiHz cycles */ 15776714d2cSTony Lindgren #define TWL_DEV_GRP_P123 (DEV_GRP_P1 | DEV_GRP_P2 | DEV_GRP_P3) 158e7cd1d1eSTony Lindgren #define TWL_RESOURCE_SET(res, state) \ 159e7cd1d1eSTony Lindgren { MSG_SINGULAR(DEV_GRP_NULL, (res), (state)), TWL_DFLT_DELAY } 160e7cd1d1eSTony Lindgren #define TWL_RESOURCE_ON(res) TWL_RESOURCE_SET(res, RES_STATE_ACTIVE) 161e7cd1d1eSTony Lindgren #define TWL_RESOURCE_OFF(res) TWL_RESOURCE_SET(res, RES_STATE_OFF) 162e7cd1d1eSTony Lindgren #define TWL_RESOURCE_RESET(res) TWL_RESOURCE_SET(res, RES_STATE_WRST) 163e7cd1d1eSTony Lindgren /* 164e7cd1d1eSTony Lindgren * It seems that type1 and type2 is just the resource init order 165e7cd1d1eSTony Lindgren * number for the type1 and type2 group. 166e7cd1d1eSTony Lindgren */ 16776714d2cSTony Lindgren #define TWL_RESOURCE_SET_ACTIVE(res, state) \ 16876714d2cSTony Lindgren { MSG_SINGULAR(DEV_GRP_NULL, (res), RES_STATE_ACTIVE), (state) } 169e7cd1d1eSTony Lindgren #define TWL_RESOURCE_GROUP_RESET(group, type1, type2) \ 170e7cd1d1eSTony Lindgren { MSG_BROADCAST(DEV_GRP_NULL, (group), (type1), (type2), \ 171e7cd1d1eSTony Lindgren RES_STATE_WRST), TWL_DFLT_DELAY } 17276714d2cSTony Lindgren #define TWL_RESOURCE_GROUP_SLEEP(group, type, type2) \ 17376714d2cSTony Lindgren { MSG_BROADCAST(DEV_GRP_NULL, (group), (type), (type2), \ 17476714d2cSTony Lindgren RES_STATE_SLEEP), TWL_DFLT_DELAY } 17576714d2cSTony Lindgren #define TWL_RESOURCE_GROUP_ACTIVE(group, type, type2) \ 17676714d2cSTony Lindgren { MSG_BROADCAST(DEV_GRP_NULL, (group), (type), (type2), \ 17776714d2cSTony Lindgren RES_STATE_ACTIVE), TWL_DFLT_DELAY } 178e7cd1d1eSTony Lindgren #define TWL_REMAP_SLEEP(res, devgrp, typ, typ2) \ 179e7cd1d1eSTony Lindgren { .resource = (res), .devgroup = (devgrp), \ 180e7cd1d1eSTony Lindgren .type = (typ), .type2 = (typ2), \ 181e7cd1d1eSTony Lindgren .remap_off = TWL_REMAP_OFF, \ 182e7cd1d1eSTony Lindgren .remap_sleep = TWL_REMAP_SLEEP, } 18376714d2cSTony Lindgren #define TWL_REMAP_OFF(res, devgrp, typ, typ2) \ 18476714d2cSTony Lindgren { .resource = (res), .devgroup = (devgrp), \ 18576714d2cSTony Lindgren .type = (typ), .type2 = (typ2), \ 18676714d2cSTony Lindgren .remap_off = TWL_REMAP_OFF, .remap_sleep = TWL_REMAP_OFF, } 187e7cd1d1eSTony Lindgren 188f791be49SBill Pemberton static int twl4030_write_script_byte(u8 address, u8 byte) 189ebf0bd36SAmit Kucheria { 190ebf0bd36SAmit Kucheria int err; 191ebf0bd36SAmit Kucheria 1924850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_MEMORY_ADDRESS); 193ebf0bd36SAmit Kucheria if (err) 194ebf0bd36SAmit Kucheria goto out; 1954850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, byte, R_MEMORY_DATA); 196ebf0bd36SAmit Kucheria out: 197ebf0bd36SAmit Kucheria return err; 198ebf0bd36SAmit Kucheria } 199ebf0bd36SAmit Kucheria 200f791be49SBill Pemberton static int twl4030_write_script_ins(u8 address, u16 pmb_message, 201ebf0bd36SAmit Kucheria u8 delay, u8 next) 202ebf0bd36SAmit Kucheria { 203ebf0bd36SAmit Kucheria int err; 204ebf0bd36SAmit Kucheria 205ebf0bd36SAmit Kucheria address *= 4; 206ebf0bd36SAmit Kucheria err = twl4030_write_script_byte(address++, pmb_message >> 8); 207ebf0bd36SAmit Kucheria if (err) 208ebf0bd36SAmit Kucheria goto out; 209ebf0bd36SAmit Kucheria err = twl4030_write_script_byte(address++, pmb_message & 0xff); 210ebf0bd36SAmit Kucheria if (err) 211ebf0bd36SAmit Kucheria goto out; 212ebf0bd36SAmit Kucheria err = twl4030_write_script_byte(address++, delay); 213ebf0bd36SAmit Kucheria if (err) 214ebf0bd36SAmit Kucheria goto out; 215ebf0bd36SAmit Kucheria err = twl4030_write_script_byte(address++, next); 216ebf0bd36SAmit Kucheria out: 217ebf0bd36SAmit Kucheria return err; 218ebf0bd36SAmit Kucheria } 219ebf0bd36SAmit Kucheria 220f791be49SBill Pemberton static int twl4030_write_script(u8 address, struct twl4030_ins *script, 221ebf0bd36SAmit Kucheria int len) 222ebf0bd36SAmit Kucheria { 223f65e9eacSArnd Bergmann int err = -EINVAL; 224ebf0bd36SAmit Kucheria 225ebf0bd36SAmit Kucheria for (; len; len--, address++, script++) { 226ebf0bd36SAmit Kucheria if (len == 1) { 227ebf0bd36SAmit Kucheria err = twl4030_write_script_ins(address, 228ebf0bd36SAmit Kucheria script->pmb_message, 229ebf0bd36SAmit Kucheria script->delay, 230ebf0bd36SAmit Kucheria END_OF_SCRIPT); 231ebf0bd36SAmit Kucheria if (err) 232ebf0bd36SAmit Kucheria break; 233ebf0bd36SAmit Kucheria } else { 234ebf0bd36SAmit Kucheria err = twl4030_write_script_ins(address, 235ebf0bd36SAmit Kucheria script->pmb_message, 236ebf0bd36SAmit Kucheria script->delay, 237ebf0bd36SAmit Kucheria address + 1); 238ebf0bd36SAmit Kucheria if (err) 239ebf0bd36SAmit Kucheria break; 240ebf0bd36SAmit Kucheria } 241ebf0bd36SAmit Kucheria } 242ebf0bd36SAmit Kucheria return err; 243ebf0bd36SAmit Kucheria } 244ebf0bd36SAmit Kucheria 245f791be49SBill Pemberton static int twl4030_config_wakeup3_sequence(u8 address) 246ebf0bd36SAmit Kucheria { 247ebf0bd36SAmit Kucheria int err; 248ebf0bd36SAmit Kucheria u8 data; 249ebf0bd36SAmit Kucheria 250ebf0bd36SAmit Kucheria /* Set SLEEP to ACTIVE SEQ address for P3 */ 2514850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_S2A3); 252ebf0bd36SAmit Kucheria if (err) 253ebf0bd36SAmit Kucheria goto out; 254ebf0bd36SAmit Kucheria 255ebf0bd36SAmit Kucheria /* P3 LVL_WAKEUP should be on LEVEL */ 2564850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P3_SW_EVENTS); 257ebf0bd36SAmit Kucheria if (err) 258ebf0bd36SAmit Kucheria goto out; 25932057281STony Lindgren data |= PWR_LVL_WAKEUP; 2604850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P3_SW_EVENTS); 261ebf0bd36SAmit Kucheria out: 262ebf0bd36SAmit Kucheria if (err) 263ebf0bd36SAmit Kucheria pr_err("TWL4030 wakeup sequence for P3 config error\n"); 264ebf0bd36SAmit Kucheria return err; 265ebf0bd36SAmit Kucheria } 266ebf0bd36SAmit Kucheria 267f791be49SBill Pemberton static int twl4030_config_wakeup12_sequence(u8 address) 268ebf0bd36SAmit Kucheria { 269ebf0bd36SAmit Kucheria int err = 0; 270ebf0bd36SAmit Kucheria u8 data; 271ebf0bd36SAmit Kucheria 272ebf0bd36SAmit Kucheria /* Set SLEEP to ACTIVE SEQ address for P1 and P2 */ 2734850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_S2A12); 274ebf0bd36SAmit Kucheria if (err) 275ebf0bd36SAmit Kucheria goto out; 276ebf0bd36SAmit Kucheria 277ebf0bd36SAmit Kucheria /* P1/P2 LVL_WAKEUP should be on LEVEL */ 2784850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P1_SW_EVENTS); 279ebf0bd36SAmit Kucheria if (err) 280ebf0bd36SAmit Kucheria goto out; 281ebf0bd36SAmit Kucheria 28232057281STony Lindgren data |= PWR_LVL_WAKEUP; 2834850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P1_SW_EVENTS); 284ebf0bd36SAmit Kucheria if (err) 285ebf0bd36SAmit Kucheria goto out; 286ebf0bd36SAmit Kucheria 2874850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P2_SW_EVENTS); 288ebf0bd36SAmit Kucheria if (err) 289ebf0bd36SAmit Kucheria goto out; 290ebf0bd36SAmit Kucheria 29132057281STony Lindgren data |= PWR_LVL_WAKEUP; 2924850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P2_SW_EVENTS); 293ebf0bd36SAmit Kucheria if (err) 294ebf0bd36SAmit Kucheria goto out; 295ebf0bd36SAmit Kucheria 296ebf0bd36SAmit Kucheria if (machine_is_omap_3430sdp() || machine_is_omap_ldp()) { 297ebf0bd36SAmit Kucheria /* Disabling AC charger effect on sleep-active transitions */ 2984850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, 299ebf0bd36SAmit Kucheria R_CFG_P1_TRANSITION); 300ebf0bd36SAmit Kucheria if (err) 301ebf0bd36SAmit Kucheria goto out; 302ebf0bd36SAmit Kucheria data &= ~(1<<1); 3034850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, 304ebf0bd36SAmit Kucheria R_CFG_P1_TRANSITION); 305ebf0bd36SAmit Kucheria if (err) 306ebf0bd36SAmit Kucheria goto out; 307ebf0bd36SAmit Kucheria } 308ebf0bd36SAmit Kucheria 309ebf0bd36SAmit Kucheria out: 310ebf0bd36SAmit Kucheria if (err) 311ebf0bd36SAmit Kucheria pr_err("TWL4030 wakeup sequence for P1 and P2" \ 312ebf0bd36SAmit Kucheria "config error\n"); 313ebf0bd36SAmit Kucheria return err; 314ebf0bd36SAmit Kucheria } 315ebf0bd36SAmit Kucheria 316f791be49SBill Pemberton static int twl4030_config_sleep_sequence(u8 address) 317ebf0bd36SAmit Kucheria { 318ebf0bd36SAmit Kucheria int err; 319ebf0bd36SAmit Kucheria 320ebf0bd36SAmit Kucheria /* Set ACTIVE to SLEEP SEQ address in T2 memory*/ 3214850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_A2S); 322ebf0bd36SAmit Kucheria 323ebf0bd36SAmit Kucheria if (err) 324ebf0bd36SAmit Kucheria pr_err("TWL4030 sleep sequence config error\n"); 325ebf0bd36SAmit Kucheria 326ebf0bd36SAmit Kucheria return err; 327ebf0bd36SAmit Kucheria } 328ebf0bd36SAmit Kucheria 329f791be49SBill Pemberton static int twl4030_config_warmreset_sequence(u8 address) 330ebf0bd36SAmit Kucheria { 331ebf0bd36SAmit Kucheria int err; 332ebf0bd36SAmit Kucheria u8 rd_data; 333ebf0bd36SAmit Kucheria 334ebf0bd36SAmit Kucheria /* Set WARM RESET SEQ address for P1 */ 3354850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_WARM); 336ebf0bd36SAmit Kucheria if (err) 337ebf0bd36SAmit Kucheria goto out; 338ebf0bd36SAmit Kucheria 339ebf0bd36SAmit Kucheria /* P1/P2/P3 enable WARMRESET */ 3404850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P1_SW_EVENTS); 341ebf0bd36SAmit Kucheria if (err) 342ebf0bd36SAmit Kucheria goto out; 343ebf0bd36SAmit Kucheria 34432057281STony Lindgren rd_data |= PWR_ENABLE_WARMRESET; 3454850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P1_SW_EVENTS); 346ebf0bd36SAmit Kucheria if (err) 347ebf0bd36SAmit Kucheria goto out; 348ebf0bd36SAmit Kucheria 3494850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P2_SW_EVENTS); 350ebf0bd36SAmit Kucheria if (err) 351ebf0bd36SAmit Kucheria goto out; 352ebf0bd36SAmit Kucheria 35332057281STony Lindgren rd_data |= PWR_ENABLE_WARMRESET; 3544850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P2_SW_EVENTS); 355ebf0bd36SAmit Kucheria if (err) 356ebf0bd36SAmit Kucheria goto out; 357ebf0bd36SAmit Kucheria 3584850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P3_SW_EVENTS); 359ebf0bd36SAmit Kucheria if (err) 360ebf0bd36SAmit Kucheria goto out; 361ebf0bd36SAmit Kucheria 36232057281STony Lindgren rd_data |= PWR_ENABLE_WARMRESET; 3634850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P3_SW_EVENTS); 364ebf0bd36SAmit Kucheria out: 365ebf0bd36SAmit Kucheria if (err) 366ebf0bd36SAmit Kucheria pr_err("TWL4030 warmreset seq config error\n"); 367ebf0bd36SAmit Kucheria return err; 368ebf0bd36SAmit Kucheria } 369ebf0bd36SAmit Kucheria 370f791be49SBill Pemberton static int twl4030_configure_resource(struct twl4030_resconfig *rconfig) 371ebf0bd36SAmit Kucheria { 372ebf0bd36SAmit Kucheria int rconfig_addr; 373ebf0bd36SAmit Kucheria int err; 374ebf0bd36SAmit Kucheria u8 type; 375ebf0bd36SAmit Kucheria u8 grp; 376b4ead61eSAmit Kucheria u8 remap; 377ebf0bd36SAmit Kucheria 378ebf0bd36SAmit Kucheria if (rconfig->resource > TOTAL_RESOURCES) { 379ebf0bd36SAmit Kucheria pr_err("TWL4030 Resource %d does not exist\n", 380ebf0bd36SAmit Kucheria rconfig->resource); 381ebf0bd36SAmit Kucheria return -EINVAL; 382ebf0bd36SAmit Kucheria } 383ebf0bd36SAmit Kucheria 384ebf0bd36SAmit Kucheria rconfig_addr = res_config_addrs[rconfig->resource]; 385ebf0bd36SAmit Kucheria 386ebf0bd36SAmit Kucheria /* Set resource group */ 3874850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &grp, 388e97d1546SAmit Kucheria rconfig_addr + DEV_GRP_OFFSET); 389ebf0bd36SAmit Kucheria if (err) { 390ebf0bd36SAmit Kucheria pr_err("TWL4030 Resource %d group could not be read\n", 391ebf0bd36SAmit Kucheria rconfig->resource); 392ebf0bd36SAmit Kucheria return err; 393ebf0bd36SAmit Kucheria } 394ebf0bd36SAmit Kucheria 39556baa667SAaro Koskinen if (rconfig->devgroup != TWL4030_RESCONFIG_UNDEF) { 396e97d1546SAmit Kucheria grp &= ~DEV_GRP_MASK; 397e97d1546SAmit Kucheria grp |= rconfig->devgroup << DEV_GRP_SHIFT; 3984850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 399e97d1546SAmit Kucheria grp, rconfig_addr + DEV_GRP_OFFSET); 400ebf0bd36SAmit Kucheria if (err < 0) { 401ebf0bd36SAmit Kucheria pr_err("TWL4030 failed to program devgroup\n"); 402ebf0bd36SAmit Kucheria return err; 403ebf0bd36SAmit Kucheria } 404ebf0bd36SAmit Kucheria } 405ebf0bd36SAmit Kucheria 406ebf0bd36SAmit Kucheria /* Set resource types */ 4074850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &type, 408ebf0bd36SAmit Kucheria rconfig_addr + TYPE_OFFSET); 409ebf0bd36SAmit Kucheria if (err < 0) { 410ebf0bd36SAmit Kucheria pr_err("TWL4030 Resource %d type could not be read\n", 411ebf0bd36SAmit Kucheria rconfig->resource); 412ebf0bd36SAmit Kucheria return err; 413ebf0bd36SAmit Kucheria } 414ebf0bd36SAmit Kucheria 41556baa667SAaro Koskinen if (rconfig->type != TWL4030_RESCONFIG_UNDEF) { 416ebf0bd36SAmit Kucheria type &= ~TYPE_MASK; 417ebf0bd36SAmit Kucheria type |= rconfig->type << TYPE_SHIFT; 418ebf0bd36SAmit Kucheria } 419ebf0bd36SAmit Kucheria 42056baa667SAaro Koskinen if (rconfig->type2 != TWL4030_RESCONFIG_UNDEF) { 421ebf0bd36SAmit Kucheria type &= ~TYPE2_MASK; 422ebf0bd36SAmit Kucheria type |= rconfig->type2 << TYPE2_SHIFT; 423ebf0bd36SAmit Kucheria } 424ebf0bd36SAmit Kucheria 4254850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 426ebf0bd36SAmit Kucheria type, rconfig_addr + TYPE_OFFSET); 427ebf0bd36SAmit Kucheria if (err < 0) { 428ebf0bd36SAmit Kucheria pr_err("TWL4030 failed to program resource type\n"); 429ebf0bd36SAmit Kucheria return err; 430ebf0bd36SAmit Kucheria } 431ebf0bd36SAmit Kucheria 432b4ead61eSAmit Kucheria /* Set remap states */ 4334850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &remap, 434b4ead61eSAmit Kucheria rconfig_addr + REMAP_OFFSET); 435b4ead61eSAmit Kucheria if (err < 0) { 436b4ead61eSAmit Kucheria pr_err("TWL4030 Resource %d remap could not be read\n", 437b4ead61eSAmit Kucheria rconfig->resource); 438b4ead61eSAmit Kucheria return err; 439b4ead61eSAmit Kucheria } 440b4ead61eSAmit Kucheria 44153cf9a60SAmit Kucheria if (rconfig->remap_off != TWL4030_RESCONFIG_UNDEF) { 442b4ead61eSAmit Kucheria remap &= ~OFF_STATE_MASK; 443b4ead61eSAmit Kucheria remap |= rconfig->remap_off << OFF_STATE_SHIFT; 444b4ead61eSAmit Kucheria } 445b4ead61eSAmit Kucheria 44653cf9a60SAmit Kucheria if (rconfig->remap_sleep != TWL4030_RESCONFIG_UNDEF) { 447b4ead61eSAmit Kucheria remap &= ~SLEEP_STATE_MASK; 4481ea933f4SMike Turquette remap |= rconfig->remap_sleep << SLEEP_STATE_SHIFT; 449b4ead61eSAmit Kucheria } 450b4ead61eSAmit Kucheria 4514850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 452b4ead61eSAmit Kucheria remap, 453b4ead61eSAmit Kucheria rconfig_addr + REMAP_OFFSET); 454b4ead61eSAmit Kucheria if (err < 0) { 455b4ead61eSAmit Kucheria pr_err("TWL4030 failed to program remap\n"); 456b4ead61eSAmit Kucheria return err; 457b4ead61eSAmit Kucheria } 458b4ead61eSAmit Kucheria 459ebf0bd36SAmit Kucheria return 0; 460ebf0bd36SAmit Kucheria } 461ebf0bd36SAmit Kucheria 462f791be49SBill Pemberton static int load_twl4030_script(struct twl4030_script *tscript, 463ebf0bd36SAmit Kucheria u8 address) 464ebf0bd36SAmit Kucheria { 465ebf0bd36SAmit Kucheria int err; 46675a74565SAmit Kucheria static int order; 467ebf0bd36SAmit Kucheria 468ebf0bd36SAmit Kucheria /* Make sure the script isn't going beyond last valid address (0x3f) */ 469ebf0bd36SAmit Kucheria if ((address + tscript->size) > END_OF_SCRIPT) { 470ebf0bd36SAmit Kucheria pr_err("TWL4030 scripts too big error\n"); 471ebf0bd36SAmit Kucheria return -EINVAL; 472ebf0bd36SAmit Kucheria } 473ebf0bd36SAmit Kucheria 474ebf0bd36SAmit Kucheria err = twl4030_write_script(address, tscript->script, tscript->size); 475ebf0bd36SAmit Kucheria if (err) 476ebf0bd36SAmit Kucheria goto out; 477ebf0bd36SAmit Kucheria 478ebf0bd36SAmit Kucheria if (tscript->flags & TWL4030_WRST_SCRIPT) { 479ebf0bd36SAmit Kucheria err = twl4030_config_warmreset_sequence(address); 480ebf0bd36SAmit Kucheria if (err) 481ebf0bd36SAmit Kucheria goto out; 482ebf0bd36SAmit Kucheria } 483ebf0bd36SAmit Kucheria if (tscript->flags & TWL4030_WAKEUP12_SCRIPT) { 484fc7d76e4STony Lindgren /* Reset any existing sleep script to avoid hangs on reboot */ 485fc7d76e4STony Lindgren err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT, 486fc7d76e4STony Lindgren R_SEQ_ADD_A2S); 487fc7d76e4STony Lindgren if (err) 488fc7d76e4STony Lindgren goto out; 489fc7d76e4STony Lindgren 490ebf0bd36SAmit Kucheria err = twl4030_config_wakeup12_sequence(address); 491ebf0bd36SAmit Kucheria if (err) 492ebf0bd36SAmit Kucheria goto out; 49375a74565SAmit Kucheria order = 1; 494ebf0bd36SAmit Kucheria } 495ebf0bd36SAmit Kucheria if (tscript->flags & TWL4030_WAKEUP3_SCRIPT) { 496ebf0bd36SAmit Kucheria err = twl4030_config_wakeup3_sequence(address); 497ebf0bd36SAmit Kucheria if (err) 498ebf0bd36SAmit Kucheria goto out; 499ebf0bd36SAmit Kucheria } 500c62dd365SLesly A M if (tscript->flags & TWL4030_SLEEP_SCRIPT) { 5011f968ff6SLesly A M if (!order) 50275a74565SAmit Kucheria pr_warning("TWL4030: Bad order of scripts (sleep "\ 50375a74565SAmit Kucheria "script before wakeup) Leads to boot"\ 50475a74565SAmit Kucheria "failure on some boards\n"); 505ebf0bd36SAmit Kucheria err = twl4030_config_sleep_sequence(address); 506c62dd365SLesly A M } 507ebf0bd36SAmit Kucheria out: 508ebf0bd36SAmit Kucheria return err; 509ebf0bd36SAmit Kucheria } 510ebf0bd36SAmit Kucheria 51111a441ceSMike Turquette int twl4030_remove_script(u8 flags) 51211a441ceSMike Turquette { 51311a441ceSMike Turquette int err = 0; 51411a441ceSMike Turquette 5154850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1, 51671084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 51711a441ceSMike Turquette if (err) { 51811a441ceSMike Turquette pr_err("twl4030: unable to unlock PROTECT_KEY\n"); 51911a441ceSMike Turquette return err; 52011a441ceSMike Turquette } 52111a441ceSMike Turquette 5224850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG2, 52371084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 52411a441ceSMike Turquette if (err) { 52511a441ceSMike Turquette pr_err("twl4030: unable to unlock PROTECT_KEY\n"); 52611a441ceSMike Turquette return err; 52711a441ceSMike Turquette } 52811a441ceSMike Turquette 52911a441ceSMike Turquette if (flags & TWL4030_WRST_SCRIPT) { 5304850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT, 53111a441ceSMike Turquette R_SEQ_ADD_WARM); 53211a441ceSMike Turquette if (err) 53311a441ceSMike Turquette return err; 53411a441ceSMike Turquette } 53511a441ceSMike Turquette if (flags & TWL4030_WAKEUP12_SCRIPT) { 5364850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT, 53711a441ceSMike Turquette R_SEQ_ADD_S2A12); 538eac78a21SLesly A M if (err) 53911a441ceSMike Turquette return err; 54011a441ceSMike Turquette } 54111a441ceSMike Turquette if (flags & TWL4030_WAKEUP3_SCRIPT) { 5424850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT, 54311a441ceSMike Turquette R_SEQ_ADD_S2A3); 54411a441ceSMike Turquette if (err) 54511a441ceSMike Turquette return err; 54611a441ceSMike Turquette } 54711a441ceSMike Turquette if (flags & TWL4030_SLEEP_SCRIPT) { 5484850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT, 54911a441ceSMike Turquette R_SEQ_ADD_A2S); 55011a441ceSMike Turquette if (err) 55111a441ceSMike Turquette return err; 55211a441ceSMike Turquette } 55311a441ceSMike Turquette 5544850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0, 55571084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 55611a441ceSMike Turquette if (err) 55711a441ceSMike Turquette pr_err("TWL4030 Unable to relock registers\n"); 55811a441ceSMike Turquette 55911a441ceSMike Turquette return err; 56011a441ceSMike Turquette } 56111a441ceSMike Turquette 562e7cd1d1eSTony Lindgren static int 563e7cd1d1eSTony Lindgren twl4030_power_configure_scripts(const struct twl4030_power_data *pdata) 564f58cb407SFlorian Vaussard { 565f58cb407SFlorian Vaussard int err; 566f58cb407SFlorian Vaussard int i; 567f58cb407SFlorian Vaussard u8 address = twl4030_start_script_address; 568f58cb407SFlorian Vaussard 569f58cb407SFlorian Vaussard for (i = 0; i < pdata->num; i++) { 570f58cb407SFlorian Vaussard err = load_twl4030_script(pdata->scripts[i], address); 571f58cb407SFlorian Vaussard if (err) 572f58cb407SFlorian Vaussard return err; 573f58cb407SFlorian Vaussard address += pdata->scripts[i]->size; 574f58cb407SFlorian Vaussard } 575f58cb407SFlorian Vaussard 576f58cb407SFlorian Vaussard return 0; 577f58cb407SFlorian Vaussard } 578f58cb407SFlorian Vaussard 579482e7db1STony Lindgren static void twl4030_patch_rconfig(struct twl4030_resconfig *common, 580482e7db1STony Lindgren struct twl4030_resconfig *board) 581482e7db1STony Lindgren { 582482e7db1STony Lindgren while (common->resource) { 583482e7db1STony Lindgren struct twl4030_resconfig *b = board; 584482e7db1STony Lindgren 585482e7db1STony Lindgren while (b->resource) { 586482e7db1STony Lindgren if (b->resource == common->resource) { 587482e7db1STony Lindgren *common = *b; 588482e7db1STony Lindgren break; 589482e7db1STony Lindgren } 590482e7db1STony Lindgren b++; 591482e7db1STony Lindgren } 592482e7db1STony Lindgren common++; 593482e7db1STony Lindgren } 594482e7db1STony Lindgren } 595482e7db1STony Lindgren 596e7cd1d1eSTony Lindgren static int 597e7cd1d1eSTony Lindgren twl4030_power_configure_resources(const struct twl4030_power_data *pdata) 598f58cb407SFlorian Vaussard { 599f58cb407SFlorian Vaussard struct twl4030_resconfig *resconfig = pdata->resource_config; 600482e7db1STony Lindgren struct twl4030_resconfig *boardconf = pdata->board_config; 601f58cb407SFlorian Vaussard int err; 602f58cb407SFlorian Vaussard 603f58cb407SFlorian Vaussard if (resconfig) { 604482e7db1STony Lindgren if (boardconf) 605482e7db1STony Lindgren twl4030_patch_rconfig(resconfig, boardconf); 606482e7db1STony Lindgren 607f58cb407SFlorian Vaussard while (resconfig->resource) { 608f58cb407SFlorian Vaussard err = twl4030_configure_resource(resconfig); 609f58cb407SFlorian Vaussard if (err) 610f58cb407SFlorian Vaussard return err; 611f58cb407SFlorian Vaussard resconfig++; 612f58cb407SFlorian Vaussard } 613f58cb407SFlorian Vaussard } 614f58cb407SFlorian Vaussard 615f58cb407SFlorian Vaussard return 0; 616f58cb407SFlorian Vaussard } 617f58cb407SFlorian Vaussard 618481c7f86STony Lindgren static int twl4030_starton_mask_and_set(u8 bitmask, u8 bitvalues) 619481c7f86STony Lindgren { 620481c7f86STony Lindgren u8 regs[3] = { TWL4030_PM_MASTER_CFG_P1_TRANSITION, 621481c7f86STony Lindgren TWL4030_PM_MASTER_CFG_P2_TRANSITION, 622481c7f86STony Lindgren TWL4030_PM_MASTER_CFG_P3_TRANSITION, }; 623481c7f86STony Lindgren u8 val; 624481c7f86STony Lindgren int i, err; 625481c7f86STony Lindgren 626481c7f86STony Lindgren err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1, 627481c7f86STony Lindgren TWL4030_PM_MASTER_PROTECT_KEY); 628481c7f86STony Lindgren if (err) 629481c7f86STony Lindgren goto relock; 630481c7f86STony Lindgren err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 631481c7f86STony Lindgren TWL4030_PM_MASTER_KEY_CFG2, 632481c7f86STony Lindgren TWL4030_PM_MASTER_PROTECT_KEY); 633481c7f86STony Lindgren if (err) 634481c7f86STony Lindgren goto relock; 635481c7f86STony Lindgren 636481c7f86STony Lindgren for (i = 0; i < sizeof(regs); i++) { 637481c7f86STony Lindgren err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, 638481c7f86STony Lindgren &val, regs[i]); 639481c7f86STony Lindgren if (err) 640481c7f86STony Lindgren break; 641481c7f86STony Lindgren val = (~bitmask & val) | (bitmask & bitvalues); 642481c7f86STony Lindgren err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 643481c7f86STony Lindgren val, regs[i]); 644481c7f86STony Lindgren if (err) 645481c7f86STony Lindgren break; 646481c7f86STony Lindgren } 647481c7f86STony Lindgren 648481c7f86STony Lindgren if (err) 649481c7f86STony Lindgren pr_err("TWL4030 Register access failed: %i\n", err); 650481c7f86STony Lindgren 651481c7f86STony Lindgren relock: 652481c7f86STony Lindgren return twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0, 653481c7f86STony Lindgren TWL4030_PM_MASTER_PROTECT_KEY); 654481c7f86STony Lindgren } 655481c7f86STony Lindgren 65626cc3ab9SIgor Grinberg /* 65726cc3ab9SIgor Grinberg * In master mode, start the power off sequence. 65826cc3ab9SIgor Grinberg * After a successful execution, TWL shuts down the power to the SoC 65926cc3ab9SIgor Grinberg * and all peripherals connected to it. 66026cc3ab9SIgor Grinberg */ 66126cc3ab9SIgor Grinberg void twl4030_power_off(void) 66226cc3ab9SIgor Grinberg { 66326cc3ab9SIgor Grinberg int err; 66426cc3ab9SIgor Grinberg 665481c7f86STony Lindgren /* Disable start on charger or VBUS as it can break poweroff */ 666481c7f86STony Lindgren err = twl4030_starton_mask_and_set(STARTON_VBUS | STARTON_CHG, 0); 667481c7f86STony Lindgren if (err) 668481c7f86STony Lindgren pr_err("TWL4030 Unable to configure start-up\n"); 669481c7f86STony Lindgren 6704850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, PWR_DEVOFF, 67126cc3ab9SIgor Grinberg TWL4030_PM_MASTER_P1_SW_EVENTS); 67226cc3ab9SIgor Grinberg if (err) 67326cc3ab9SIgor Grinberg pr_err("TWL4030 Unable to power off\n"); 67426cc3ab9SIgor Grinberg } 67526cc3ab9SIgor Grinberg 676e7cd1d1eSTony Lindgren static bool twl4030_power_use_poweroff(const struct twl4030_power_data *pdata, 677b0fc1da4SFlorian Vaussard struct device_node *node) 678b0fc1da4SFlorian Vaussard { 679b0fc1da4SFlorian Vaussard if (pdata && pdata->use_poweroff) 680b0fc1da4SFlorian Vaussard return true; 681b0fc1da4SFlorian Vaussard 682fecc4452SNishanth Menon if (of_property_read_bool(node, "ti,system-power-controller")) 683fecc4452SNishanth Menon return true; 684fecc4452SNishanth Menon 685b0fc1da4SFlorian Vaussard if (of_property_read_bool(node, "ti,use_poweroff")) 686b0fc1da4SFlorian Vaussard return true; 687b0fc1da4SFlorian Vaussard 688b0fc1da4SFlorian Vaussard return false; 689b0fc1da4SFlorian Vaussard } 690b0fc1da4SFlorian Vaussard 691e7cd1d1eSTony Lindgren #ifdef CONFIG_OF 692e7cd1d1eSTony Lindgren 693e7cd1d1eSTony Lindgren /* Generic warm reset configuration for omap3 */ 694e7cd1d1eSTony Lindgren 695e7cd1d1eSTony Lindgren static struct twl4030_ins omap3_wrst_seq[] = { 696e7cd1d1eSTony Lindgren TWL_RESOURCE_OFF(RES_NRES_PWRON), 697e7cd1d1eSTony Lindgren TWL_RESOURCE_OFF(RES_RESET), 698e7cd1d1eSTony Lindgren TWL_RESOURCE_RESET(RES_MAIN_REF), 699e7cd1d1eSTony Lindgren TWL_RESOURCE_GROUP_RESET(RES_GRP_ALL, RES_TYPE_R0, RES_TYPE2_R2), 700e7cd1d1eSTony Lindgren TWL_RESOURCE_RESET(RES_VUSB_3V1), 701e7cd1d1eSTony Lindgren TWL_RESOURCE_GROUP_RESET(RES_GRP_ALL, RES_TYPE_R0, RES_TYPE2_R1), 702e7cd1d1eSTony Lindgren TWL_RESOURCE_GROUP_RESET(RES_GRP_RC, RES_TYPE_ALL, RES_TYPE2_R0), 703e7cd1d1eSTony Lindgren TWL_RESOURCE_ON(RES_RESET), 704e7cd1d1eSTony Lindgren TWL_RESOURCE_ON(RES_NRES_PWRON), 705e7cd1d1eSTony Lindgren }; 706e7cd1d1eSTony Lindgren 707e7cd1d1eSTony Lindgren static struct twl4030_script omap3_wrst_script = { 708e7cd1d1eSTony Lindgren .script = omap3_wrst_seq, 709e7cd1d1eSTony Lindgren .size = ARRAY_SIZE(omap3_wrst_seq), 710e7cd1d1eSTony Lindgren .flags = TWL4030_WRST_SCRIPT, 711e7cd1d1eSTony Lindgren }; 712e7cd1d1eSTony Lindgren 713e7cd1d1eSTony Lindgren static struct twl4030_script *omap3_reset_scripts[] = { 714e7cd1d1eSTony Lindgren &omap3_wrst_script, 715e7cd1d1eSTony Lindgren }; 716e7cd1d1eSTony Lindgren 717e7cd1d1eSTony Lindgren static struct twl4030_resconfig omap3_rconfig[] = { 718e7cd1d1eSTony Lindgren TWL_REMAP_SLEEP(RES_HFCLKOUT, DEV_GRP_P3, -1, -1), 719e7cd1d1eSTony Lindgren TWL_REMAP_SLEEP(RES_VDD1, DEV_GRP_P1, -1, -1), 720e7cd1d1eSTony Lindgren TWL_REMAP_SLEEP(RES_VDD2, DEV_GRP_P1, -1, -1), 721e7cd1d1eSTony Lindgren { 0, 0 }, 722e7cd1d1eSTony Lindgren }; 723e7cd1d1eSTony Lindgren 724e7cd1d1eSTony Lindgren static struct twl4030_power_data omap3_reset = { 725e7cd1d1eSTony Lindgren .scripts = omap3_reset_scripts, 726e7cd1d1eSTony Lindgren .num = ARRAY_SIZE(omap3_reset_scripts), 727e7cd1d1eSTony Lindgren .resource_config = omap3_rconfig, 728e7cd1d1eSTony Lindgren }; 729e7cd1d1eSTony Lindgren 73076714d2cSTony Lindgren /* Recommended generic default idle configuration for off-idle */ 73176714d2cSTony Lindgren 73276714d2cSTony Lindgren /* Broadcast message to put res to sleep */ 73376714d2cSTony Lindgren static struct twl4030_ins omap3_idle_sleep_on_seq[] = { 73476714d2cSTony Lindgren TWL_RESOURCE_GROUP_SLEEP(RES_GRP_ALL, RES_TYPE_ALL, 0), 73576714d2cSTony Lindgren }; 73676714d2cSTony Lindgren 73776714d2cSTony Lindgren static struct twl4030_script omap3_idle_sleep_on_script = { 73876714d2cSTony Lindgren .script = omap3_idle_sleep_on_seq, 73976714d2cSTony Lindgren .size = ARRAY_SIZE(omap3_idle_sleep_on_seq), 74076714d2cSTony Lindgren .flags = TWL4030_SLEEP_SCRIPT, 74176714d2cSTony Lindgren }; 74276714d2cSTony Lindgren 74376714d2cSTony Lindgren /* Broadcast message to put res to active */ 74476714d2cSTony Lindgren static struct twl4030_ins omap3_idle_wakeup_p12_seq[] = { 74576714d2cSTony Lindgren TWL_RESOURCE_GROUP_ACTIVE(RES_GRP_ALL, RES_TYPE_ALL, 0), 74676714d2cSTony Lindgren }; 74776714d2cSTony Lindgren 74876714d2cSTony Lindgren static struct twl4030_script omap3_idle_wakeup_p12_script = { 74976714d2cSTony Lindgren .script = omap3_idle_wakeup_p12_seq, 75076714d2cSTony Lindgren .size = ARRAY_SIZE(omap3_idle_wakeup_p12_seq), 75176714d2cSTony Lindgren .flags = TWL4030_WAKEUP12_SCRIPT, 75276714d2cSTony Lindgren }; 75376714d2cSTony Lindgren 75476714d2cSTony Lindgren /* Broadcast message to put res to active */ 75576714d2cSTony Lindgren static struct twl4030_ins omap3_idle_wakeup_p3_seq[] = { 75676714d2cSTony Lindgren TWL_RESOURCE_SET_ACTIVE(RES_CLKEN, 0x37), 75776714d2cSTony Lindgren TWL_RESOURCE_GROUP_ACTIVE(RES_GRP_ALL, RES_TYPE_ALL, 0), 75876714d2cSTony Lindgren }; 75976714d2cSTony Lindgren 76076714d2cSTony Lindgren static struct twl4030_script omap3_idle_wakeup_p3_script = { 76176714d2cSTony Lindgren .script = omap3_idle_wakeup_p3_seq, 76276714d2cSTony Lindgren .size = ARRAY_SIZE(omap3_idle_wakeup_p3_seq), 76376714d2cSTony Lindgren .flags = TWL4030_WAKEUP3_SCRIPT, 76476714d2cSTony Lindgren }; 76576714d2cSTony Lindgren 76676714d2cSTony Lindgren static struct twl4030_script *omap3_idle_scripts[] = { 76776714d2cSTony Lindgren &omap3_idle_wakeup_p12_script, 76876714d2cSTony Lindgren &omap3_idle_wakeup_p3_script, 76976714d2cSTony Lindgren &omap3_wrst_script, 77076714d2cSTony Lindgren &omap3_idle_sleep_on_script, 77176714d2cSTony Lindgren }; 77276714d2cSTony Lindgren 77376714d2cSTony Lindgren /* 77476714d2cSTony Lindgren * Recommended configuration based on "Recommended Sleep 77576714d2cSTony Lindgren * Sequences for the Zoom Platform": 77676714d2cSTony Lindgren * http://omappedia.com/wiki/File:Recommended_Sleep_Sequences_Zoom.pdf 77776714d2cSTony Lindgren * Note that the type1 and type2 seem to be just the init order number 77876714d2cSTony Lindgren * for type1 and type2 groups as specified in the document mentioned 77976714d2cSTony Lindgren * above. 78076714d2cSTony Lindgren */ 78176714d2cSTony Lindgren static struct twl4030_resconfig omap3_idle_rconfig[] = { 782daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VAUX1, TWL4030_RESCONFIG_UNDEF, 0, 0), 783daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VAUX2, TWL4030_RESCONFIG_UNDEF, 0, 0), 784daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VAUX3, TWL4030_RESCONFIG_UNDEF, 0, 0), 785daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VAUX4, TWL4030_RESCONFIG_UNDEF, 0, 0), 786daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VMMC1, TWL4030_RESCONFIG_UNDEF, 0, 0), 787daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VMMC2, TWL4030_RESCONFIG_UNDEF, 0, 0), 78876714d2cSTony Lindgren TWL_REMAP_OFF(RES_VPLL1, DEV_GRP_P1, 3, 1), 78976714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VPLL2, DEV_GRP_P1, 0, 0), 790daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VSIM, TWL4030_RESCONFIG_UNDEF, 0, 0), 791daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VDAC, TWL4030_RESCONFIG_UNDEF, 0, 0), 79276714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VINTANA1, TWL_DEV_GRP_P123, 1, 2), 79376714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VINTANA2, TWL_DEV_GRP_P123, 0, 2), 79476714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VINTDIG, TWL_DEV_GRP_P123, 1, 2), 79576714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VIO, TWL_DEV_GRP_P123, 2, 2), 79676714d2cSTony Lindgren TWL_REMAP_OFF(RES_VDD1, DEV_GRP_P1, 4, 1), 79776714d2cSTony Lindgren TWL_REMAP_OFF(RES_VDD2, DEV_GRP_P1, 3, 1), 798daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VUSB_1V5, TWL4030_RESCONFIG_UNDEF, 0, 0), 799daebabd5STony Lindgren TWL_REMAP_SLEEP(RES_VUSB_1V8, TWL4030_RESCONFIG_UNDEF, 0, 0), 80076714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_VUSB_3V1, TWL_DEV_GRP_P123, 0, 0), 80176714d2cSTony Lindgren /* Resource #20 USB charge pump skipped */ 80276714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_REGEN, TWL_DEV_GRP_P123, 2, 1), 80376714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_NRES_PWRON, TWL_DEV_GRP_P123, 0, 1), 80476714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_CLKEN, TWL_DEV_GRP_P123, 3, 2), 80576714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_SYSEN, TWL_DEV_GRP_P123, 6, 1), 80676714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_HFCLKOUT, DEV_GRP_P3, 0, 2), 80776714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_32KCLKOUT, TWL_DEV_GRP_P123, 0, 0), 80876714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_RESET, TWL_DEV_GRP_P123, 6, 0), 80976714d2cSTony Lindgren TWL_REMAP_SLEEP(RES_MAIN_REF, TWL_DEV_GRP_P123, 0, 0), 81076714d2cSTony Lindgren { /* Terminator */ }, 81176714d2cSTony Lindgren }; 81276714d2cSTony Lindgren 81376714d2cSTony Lindgren static struct twl4030_power_data omap3_idle = { 81476714d2cSTony Lindgren .scripts = omap3_idle_scripts, 81576714d2cSTony Lindgren .num = ARRAY_SIZE(omap3_idle_scripts), 81676714d2cSTony Lindgren .resource_config = omap3_idle_rconfig, 81776714d2cSTony Lindgren }; 81876714d2cSTony Lindgren 81943fef47fSTony Lindgren /* Disable 32 KiHz oscillator during idle */ 82043fef47fSTony Lindgren static struct twl4030_resconfig osc_off_rconfig[] = { 82143fef47fSTony Lindgren TWL_REMAP_OFF(RES_CLKEN, DEV_GRP_P1 | DEV_GRP_P3, 3, 2), 82243fef47fSTony Lindgren { /* Terminator */ }, 82343fef47fSTony Lindgren }; 82443fef47fSTony Lindgren 82543fef47fSTony Lindgren static struct twl4030_power_data osc_off_idle = { 82643fef47fSTony Lindgren .scripts = omap3_idle_scripts, 82743fef47fSTony Lindgren .num = ARRAY_SIZE(omap3_idle_scripts), 82843fef47fSTony Lindgren .resource_config = omap3_idle_rconfig, 82943fef47fSTony Lindgren .board_config = osc_off_rconfig, 83043fef47fSTony Lindgren }; 83143fef47fSTony Lindgren 832e7cd1d1eSTony Lindgren static struct of_device_id twl4030_power_of_match[] = { 833e7cd1d1eSTony Lindgren { 834e7cd1d1eSTony Lindgren .compatible = "ti,twl4030-power-reset", 835e7cd1d1eSTony Lindgren .data = &omap3_reset, 836e7cd1d1eSTony Lindgren }, 83776714d2cSTony Lindgren { 83876714d2cSTony Lindgren .compatible = "ti,twl4030-power-idle", 83976714d2cSTony Lindgren .data = &omap3_idle, 84076714d2cSTony Lindgren }, 84143fef47fSTony Lindgren { 84243fef47fSTony Lindgren .compatible = "ti,twl4030-power-idle-osc-off", 84343fef47fSTony Lindgren .data = &osc_off_idle, 84443fef47fSTony Lindgren }, 845e7cd1d1eSTony Lindgren { }, 846e7cd1d1eSTony Lindgren }; 847e7cd1d1eSTony Lindgren MODULE_DEVICE_TABLE(of, twl4030_power_of_match); 848e7cd1d1eSTony Lindgren #endif /* CONFIG_OF */ 849e7cd1d1eSTony Lindgren 850fae01582SJingoo Han static int twl4030_power_probe(struct platform_device *pdev) 851ebf0bd36SAmit Kucheria { 852e7cd1d1eSTony Lindgren const struct twl4030_power_data *pdata = dev_get_platdata(&pdev->dev); 853b0fc1da4SFlorian Vaussard struct device_node *node = pdev->dev.of_node; 854e7cd1d1eSTony Lindgren const struct of_device_id *match; 855ebf0bd36SAmit Kucheria int err = 0; 856cb3cabd6SFlorian Vaussard int err2 = 0; 857f58cb407SFlorian Vaussard u8 val; 858ebf0bd36SAmit Kucheria 859b0fc1da4SFlorian Vaussard if (!pdata && !node) { 860b0fc1da4SFlorian Vaussard dev_err(&pdev->dev, "Platform data is missing\n"); 861b0fc1da4SFlorian Vaussard return -EINVAL; 862b0fc1da4SFlorian Vaussard } 863b0fc1da4SFlorian Vaussard 8644850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1, 86571084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 866e77a4c2fSFlorian Vaussard err |= twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 867e77a4c2fSFlorian Vaussard TWL4030_PM_MASTER_KEY_CFG2, 86871084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 869e77a4c2fSFlorian Vaussard 870e77a4c2fSFlorian Vaussard if (err) { 871e77a4c2fSFlorian Vaussard pr_err("TWL4030 Unable to unlock registers\n"); 872e77a4c2fSFlorian Vaussard return err; 873e77a4c2fSFlorian Vaussard } 874ebf0bd36SAmit Kucheria 875e7cd1d1eSTony Lindgren match = of_match_device(of_match_ptr(twl4030_power_of_match), 876e7cd1d1eSTony Lindgren &pdev->dev); 877e7cd1d1eSTony Lindgren if (match && match->data) 878e7cd1d1eSTony Lindgren pdata = match->data; 879e7cd1d1eSTony Lindgren 880b0fc1da4SFlorian Vaussard if (pdata) { 881f58cb407SFlorian Vaussard err = twl4030_power_configure_scripts(pdata); 882e77a4c2fSFlorian Vaussard if (err) { 883e77a4c2fSFlorian Vaussard pr_err("TWL4030 failed to load scripts\n"); 884cb3cabd6SFlorian Vaussard goto relock; 885e77a4c2fSFlorian Vaussard } 886f58cb407SFlorian Vaussard err = twl4030_power_configure_resources(pdata); 887e77a4c2fSFlorian Vaussard if (err) { 888e77a4c2fSFlorian Vaussard pr_err("TWL4030 failed to configure resource\n"); 889cb3cabd6SFlorian Vaussard goto relock; 890e77a4c2fSFlorian Vaussard } 891b0fc1da4SFlorian Vaussard } 892ebf0bd36SAmit Kucheria 89326cc3ab9SIgor Grinberg /* Board has to be wired properly to use this feature */ 894b0fc1da4SFlorian Vaussard if (twl4030_power_use_poweroff(pdata, node) && !pm_power_off) { 89526cc3ab9SIgor Grinberg /* Default for SEQ_OFFSYNC is set, lets ensure this */ 8964850f124SPeter Ujfalusi err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &val, 89726cc3ab9SIgor Grinberg TWL4030_PM_MASTER_CFG_P123_TRANSITION); 89826cc3ab9SIgor Grinberg if (err) { 89926cc3ab9SIgor Grinberg pr_warning("TWL4030 Unable to read registers\n"); 90026cc3ab9SIgor Grinberg 90126cc3ab9SIgor Grinberg } else if (!(val & SEQ_OFFSYNC)) { 90226cc3ab9SIgor Grinberg val |= SEQ_OFFSYNC; 9034850f124SPeter Ujfalusi err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, val, 90426cc3ab9SIgor Grinberg TWL4030_PM_MASTER_CFG_P123_TRANSITION); 90526cc3ab9SIgor Grinberg if (err) { 90626cc3ab9SIgor Grinberg pr_err("TWL4030 Unable to setup SEQ_OFFSYNC\n"); 90726cc3ab9SIgor Grinberg goto relock; 90826cc3ab9SIgor Grinberg } 90926cc3ab9SIgor Grinberg } 91026cc3ab9SIgor Grinberg 91126cc3ab9SIgor Grinberg pm_power_off = twl4030_power_off; 91226cc3ab9SIgor Grinberg } 91326cc3ab9SIgor Grinberg 91426cc3ab9SIgor Grinberg relock: 915cb3cabd6SFlorian Vaussard err2 = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0, 91671084406SFelipe Balbi TWL4030_PM_MASTER_PROTECT_KEY); 917cb3cabd6SFlorian Vaussard if (err2) { 918ebf0bd36SAmit Kucheria pr_err("TWL4030 Unable to relock registers\n"); 919cb3cabd6SFlorian Vaussard return err2; 920cb3cabd6SFlorian Vaussard } 921cb3cabd6SFlorian Vaussard 922637d6895SFlorian Vaussard return err; 923ebf0bd36SAmit Kucheria } 924637d6895SFlorian Vaussard 925637d6895SFlorian Vaussard static int twl4030_power_remove(struct platform_device *pdev) 926637d6895SFlorian Vaussard { 927637d6895SFlorian Vaussard return 0; 928637d6895SFlorian Vaussard } 929637d6895SFlorian Vaussard 930637d6895SFlorian Vaussard static struct platform_driver twl4030_power_driver = { 931637d6895SFlorian Vaussard .driver = { 932637d6895SFlorian Vaussard .name = "twl4030_power", 933637d6895SFlorian Vaussard .owner = THIS_MODULE, 934b0fc1da4SFlorian Vaussard .of_match_table = of_match_ptr(twl4030_power_of_match), 935637d6895SFlorian Vaussard }, 936637d6895SFlorian Vaussard .probe = twl4030_power_probe, 937637d6895SFlorian Vaussard .remove = twl4030_power_remove, 938637d6895SFlorian Vaussard }; 939637d6895SFlorian Vaussard 940637d6895SFlorian Vaussard module_platform_driver(twl4030_power_driver); 941637d6895SFlorian Vaussard 942637d6895SFlorian Vaussard MODULE_AUTHOR("Nokia Corporation"); 943637d6895SFlorian Vaussard MODULE_AUTHOR("Texas Instruments, Inc."); 944637d6895SFlorian Vaussard MODULE_DESCRIPTION("Power management for TWL4030"); 945637d6895SFlorian Vaussard MODULE_LICENSE("GPL"); 946637d6895SFlorian Vaussard MODULE_ALIAS("platform:twl4030_power"); 947