16b149f33SGuru Das Srinagesh // SPDX-License-Identifier: GPL-2.0-only
26b149f33SGuru Das Srinagesh /*
36b149f33SGuru Das Srinagesh * Copyright (c) 2021, The Linux Foundation. All rights reserved.
46b149f33SGuru Das Srinagesh */
56b149f33SGuru Das Srinagesh
66b149f33SGuru Das Srinagesh #include <linux/bitops.h>
76b149f33SGuru Das Srinagesh #include <linux/i2c.h>
86b149f33SGuru Das Srinagesh #include <linux/interrupt.h>
96b149f33SGuru Das Srinagesh #include <linux/irq.h>
106b149f33SGuru Das Srinagesh #include <linux/irqdomain.h>
116b149f33SGuru Das Srinagesh #include <linux/module.h>
12*dc0c386eSRob Herring #include <linux/of.h>
136b149f33SGuru Das Srinagesh #include <linux/of_platform.h>
146b149f33SGuru Das Srinagesh #include <linux/pinctrl/consumer.h>
156b149f33SGuru Das Srinagesh #include <linux/regmap.h>
166b149f33SGuru Das Srinagesh #include <linux/slab.h>
176b149f33SGuru Das Srinagesh
186b149f33SGuru Das Srinagesh #include <dt-bindings/mfd/qcom-pm8008.h>
196b149f33SGuru Das Srinagesh
206b149f33SGuru Das Srinagesh #define I2C_INTR_STATUS_BASE 0x0550
216b149f33SGuru Das Srinagesh #define INT_RT_STS_OFFSET 0x10
226b149f33SGuru Das Srinagesh #define INT_SET_TYPE_OFFSET 0x11
236b149f33SGuru Das Srinagesh #define INT_POL_HIGH_OFFSET 0x12
246b149f33SGuru Das Srinagesh #define INT_POL_LOW_OFFSET 0x13
256b149f33SGuru Das Srinagesh #define INT_LATCHED_CLR_OFFSET 0x14
266b149f33SGuru Das Srinagesh #define INT_EN_SET_OFFSET 0x15
276b149f33SGuru Das Srinagesh #define INT_EN_CLR_OFFSET 0x16
286b149f33SGuru Das Srinagesh #define INT_LATCHED_STS_OFFSET 0x18
296b149f33SGuru Das Srinagesh
306b149f33SGuru Das Srinagesh enum {
316b149f33SGuru Das Srinagesh PM8008_MISC,
326b149f33SGuru Das Srinagesh PM8008_TEMP_ALARM,
336b149f33SGuru Das Srinagesh PM8008_GPIO1,
346b149f33SGuru Das Srinagesh PM8008_GPIO2,
356b149f33SGuru Das Srinagesh PM8008_NUM_PERIPHS,
366b149f33SGuru Das Srinagesh };
376b149f33SGuru Das Srinagesh
386b149f33SGuru Das Srinagesh #define PM8008_PERIPH_0_BASE 0x900
396b149f33SGuru Das Srinagesh #define PM8008_PERIPH_1_BASE 0x2400
406b149f33SGuru Das Srinagesh #define PM8008_PERIPH_2_BASE 0xC000
416b149f33SGuru Das Srinagesh #define PM8008_PERIPH_3_BASE 0xC100
426b149f33SGuru Das Srinagesh
436b149f33SGuru Das Srinagesh #define PM8008_TEMP_ALARM_ADDR PM8008_PERIPH_1_BASE
446b149f33SGuru Das Srinagesh #define PM8008_GPIO1_ADDR PM8008_PERIPH_2_BASE
456b149f33SGuru Das Srinagesh #define PM8008_GPIO2_ADDR PM8008_PERIPH_3_BASE
466b149f33SGuru Das Srinagesh
476b149f33SGuru Das Srinagesh enum {
48fd0a2afaSAidan MacDonald SET_TYPE_INDEX,
496b149f33SGuru Das Srinagesh POLARITY_HI_INDEX,
506b149f33SGuru Das Srinagesh POLARITY_LO_INDEX,
51fd0a2afaSAidan MacDonald };
52fd0a2afaSAidan MacDonald
53fd0a2afaSAidan MacDonald static unsigned int pm8008_config_regs[] = {
54ba97b5a5SAidan MacDonald INT_SET_TYPE_OFFSET,
55ba97b5a5SAidan MacDonald INT_POL_HIGH_OFFSET,
56ba97b5a5SAidan MacDonald INT_POL_LOW_OFFSET,
576b149f33SGuru Das Srinagesh };
586b149f33SGuru Das Srinagesh
596b149f33SGuru Das Srinagesh static struct regmap_irq pm8008_irqs[] = {
606b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_MISC_UVLO, PM8008_MISC, BIT(0)),
616b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_MISC_OVLO, PM8008_MISC, BIT(1)),
626b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_MISC_OTST2, PM8008_MISC, BIT(2)),
636b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_MISC_OTST3, PM8008_MISC, BIT(3)),
646b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_MISC_LDO_OCP, PM8008_MISC, BIT(4)),
656b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_TEMP_ALARM, PM8008_TEMP_ALARM, BIT(0)),
666b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_GPIO1, PM8008_GPIO1, BIT(0)),
676b149f33SGuru Das Srinagesh REGMAP_IRQ_REG(PM8008_IRQ_GPIO2, PM8008_GPIO2, BIT(0)),
686b149f33SGuru Das Srinagesh };
696b149f33SGuru Das Srinagesh
70ba97b5a5SAidan MacDonald static const unsigned int pm8008_periph_base[] = {
71ba97b5a5SAidan MacDonald PM8008_PERIPH_0_BASE,
72ba97b5a5SAidan MacDonald PM8008_PERIPH_1_BASE,
73ba97b5a5SAidan MacDonald PM8008_PERIPH_2_BASE,
74ba97b5a5SAidan MacDonald PM8008_PERIPH_3_BASE,
75ba97b5a5SAidan MacDonald };
76ba97b5a5SAidan MacDonald
pm8008_get_irq_reg(struct regmap_irq_chip_data * data,unsigned int base,int index)77ba97b5a5SAidan MacDonald static unsigned int pm8008_get_irq_reg(struct regmap_irq_chip_data *data,
78ba97b5a5SAidan MacDonald unsigned int base, int index)
79ba97b5a5SAidan MacDonald {
80ba97b5a5SAidan MacDonald /* Simple linear addressing for the main status register */
81ba97b5a5SAidan MacDonald if (base == I2C_INTR_STATUS_BASE)
82ba97b5a5SAidan MacDonald return base + index;
83ba97b5a5SAidan MacDonald
84ba97b5a5SAidan MacDonald return pm8008_periph_base[index] + base;
85ba97b5a5SAidan MacDonald }
86ba97b5a5SAidan MacDonald
pm8008_set_type_config(unsigned int ** buf,unsigned int type,const struct regmap_irq * irq_data,int idx,void * irq_drv_data)87fd0a2afaSAidan MacDonald static int pm8008_set_type_config(unsigned int **buf, unsigned int type,
88fd0a2afaSAidan MacDonald const struct regmap_irq *irq_data, int idx,
89fd0a2afaSAidan MacDonald void *irq_drv_data)
906b149f33SGuru Das Srinagesh {
916b149f33SGuru Das Srinagesh switch (type) {
926b149f33SGuru Das Srinagesh case IRQ_TYPE_EDGE_FALLING:
936b149f33SGuru Das Srinagesh case IRQ_TYPE_LEVEL_LOW:
94fd0a2afaSAidan MacDonald buf[POLARITY_HI_INDEX][idx] &= ~irq_data->mask;
95fd0a2afaSAidan MacDonald buf[POLARITY_LO_INDEX][idx] |= irq_data->mask;
966b149f33SGuru Das Srinagesh break;
976b149f33SGuru Das Srinagesh
986b149f33SGuru Das Srinagesh case IRQ_TYPE_EDGE_RISING:
996b149f33SGuru Das Srinagesh case IRQ_TYPE_LEVEL_HIGH:
100fd0a2afaSAidan MacDonald buf[POLARITY_HI_INDEX][idx] |= irq_data->mask;
101fd0a2afaSAidan MacDonald buf[POLARITY_LO_INDEX][idx] &= ~irq_data->mask;
1026b149f33SGuru Das Srinagesh break;
1036b149f33SGuru Das Srinagesh
1046b149f33SGuru Das Srinagesh case IRQ_TYPE_EDGE_BOTH:
105fd0a2afaSAidan MacDonald buf[POLARITY_HI_INDEX][idx] |= irq_data->mask;
106fd0a2afaSAidan MacDonald buf[POLARITY_LO_INDEX][idx] |= irq_data->mask;
1076b149f33SGuru Das Srinagesh break;
1086b149f33SGuru Das Srinagesh
1096b149f33SGuru Das Srinagesh default:
1106b149f33SGuru Das Srinagesh return -EINVAL;
1116b149f33SGuru Das Srinagesh }
1126b149f33SGuru Das Srinagesh
113fd0a2afaSAidan MacDonald if (type & IRQ_TYPE_EDGE_BOTH)
114fd0a2afaSAidan MacDonald buf[SET_TYPE_INDEX][idx] |= irq_data->mask;
115fd0a2afaSAidan MacDonald else
116fd0a2afaSAidan MacDonald buf[SET_TYPE_INDEX][idx] &= ~irq_data->mask;
117fd0a2afaSAidan MacDonald
1186b149f33SGuru Das Srinagesh return 0;
1196b149f33SGuru Das Srinagesh }
1206b149f33SGuru Das Srinagesh
1216b149f33SGuru Das Srinagesh static struct regmap_irq_chip pm8008_irq_chip = {
1226b149f33SGuru Das Srinagesh .name = "pm8008_irq",
1236b149f33SGuru Das Srinagesh .main_status = I2C_INTR_STATUS_BASE,
1246b149f33SGuru Das Srinagesh .num_main_regs = 1,
1256b149f33SGuru Das Srinagesh .irqs = pm8008_irqs,
1266b149f33SGuru Das Srinagesh .num_irqs = ARRAY_SIZE(pm8008_irqs),
1276b149f33SGuru Das Srinagesh .num_regs = PM8008_NUM_PERIPHS,
128ba97b5a5SAidan MacDonald .status_base = INT_LATCHED_STS_OFFSET,
129ba97b5a5SAidan MacDonald .mask_base = INT_EN_CLR_OFFSET,
130ba97b5a5SAidan MacDonald .unmask_base = INT_EN_SET_OFFSET,
131172a2937SAidan MacDonald .mask_unmask_non_inverted = true,
132ba97b5a5SAidan MacDonald .ack_base = INT_LATCHED_CLR_OFFSET,
133fd0a2afaSAidan MacDonald .config_base = pm8008_config_regs,
134fd0a2afaSAidan MacDonald .num_config_bases = ARRAY_SIZE(pm8008_config_regs),
135fd0a2afaSAidan MacDonald .num_config_regs = PM8008_NUM_PERIPHS,
136fd0a2afaSAidan MacDonald .set_type_config = pm8008_set_type_config,
137ba97b5a5SAidan MacDonald .get_irq_reg = pm8008_get_irq_reg,
1386b149f33SGuru Das Srinagesh };
1396b149f33SGuru Das Srinagesh
1406b149f33SGuru Das Srinagesh static struct regmap_config qcom_mfd_regmap_cfg = {
1416b149f33SGuru Das Srinagesh .reg_bits = 16,
1426b149f33SGuru Das Srinagesh .val_bits = 8,
1436b149f33SGuru Das Srinagesh .max_register = 0xFFFF,
1446b149f33SGuru Das Srinagesh };
1456b149f33SGuru Das Srinagesh
pm8008_probe_irq_peripherals(struct device * dev,struct regmap * regmap,int client_irq)14691569692SLee Jones static int pm8008_probe_irq_peripherals(struct device *dev,
14791569692SLee Jones struct regmap *regmap,
1486b149f33SGuru Das Srinagesh int client_irq)
1496b149f33SGuru Das Srinagesh {
1506b149f33SGuru Das Srinagesh int rc, i;
1516b149f33SGuru Das Srinagesh struct regmap_irq_type *type;
1526b149f33SGuru Das Srinagesh struct regmap_irq_chip_data *irq_data;
1536b149f33SGuru Das Srinagesh
1546b149f33SGuru Das Srinagesh for (i = 0; i < ARRAY_SIZE(pm8008_irqs); i++) {
1556b149f33SGuru Das Srinagesh type = &pm8008_irqs[i].type;
1566b149f33SGuru Das Srinagesh
1576b149f33SGuru Das Srinagesh type->type_reg_offset = pm8008_irqs[i].reg_offset;
1586b149f33SGuru Das Srinagesh
1596b149f33SGuru Das Srinagesh if (type->type_reg_offset == PM8008_MISC)
1606b149f33SGuru Das Srinagesh type->types_supported = IRQ_TYPE_EDGE_RISING;
1616b149f33SGuru Das Srinagesh else
1626b149f33SGuru Das Srinagesh type->types_supported = (IRQ_TYPE_EDGE_BOTH |
1636b149f33SGuru Das Srinagesh IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW);
1646b149f33SGuru Das Srinagesh }
1656b149f33SGuru Das Srinagesh
16691569692SLee Jones rc = devm_regmap_add_irq_chip(dev, regmap, client_irq,
1676b149f33SGuru Das Srinagesh IRQF_SHARED, 0, &pm8008_irq_chip, &irq_data);
1686b149f33SGuru Das Srinagesh if (rc) {
16991569692SLee Jones dev_err(dev, "Failed to add IRQ chip: %d\n", rc);
1706b149f33SGuru Das Srinagesh return rc;
1716b149f33SGuru Das Srinagesh }
1726b149f33SGuru Das Srinagesh
1736b149f33SGuru Das Srinagesh return 0;
1746b149f33SGuru Das Srinagesh }
1756b149f33SGuru Das Srinagesh
pm8008_probe(struct i2c_client * client)1766b149f33SGuru Das Srinagesh static int pm8008_probe(struct i2c_client *client)
1776b149f33SGuru Das Srinagesh {
1786b149f33SGuru Das Srinagesh int rc;
17991569692SLee Jones struct device *dev;
18091569692SLee Jones struct regmap *regmap;
1816b149f33SGuru Das Srinagesh
18291569692SLee Jones dev = &client->dev;
18391569692SLee Jones regmap = devm_regmap_init_i2c(client, &qcom_mfd_regmap_cfg);
18414f8c55dSYang Yingliang if (IS_ERR(regmap))
18514f8c55dSYang Yingliang return PTR_ERR(regmap);
1866b149f33SGuru Das Srinagesh
18791569692SLee Jones i2c_set_clientdata(client, regmap);
1886b149f33SGuru Das Srinagesh
18991569692SLee Jones if (of_property_read_bool(dev->of_node, "interrupt-controller")) {
19091569692SLee Jones rc = pm8008_probe_irq_peripherals(dev, regmap, client->irq);
1916b149f33SGuru Das Srinagesh if (rc)
19291569692SLee Jones dev_err(dev, "Failed to probe irq periphs: %d\n", rc);
1936b149f33SGuru Das Srinagesh }
1946b149f33SGuru Das Srinagesh
19591569692SLee Jones return devm_of_platform_populate(dev);
1966b149f33SGuru Das Srinagesh }
1976b149f33SGuru Das Srinagesh
1986b149f33SGuru Das Srinagesh static const struct of_device_id pm8008_match[] = {
1996b149f33SGuru Das Srinagesh { .compatible = "qcom,pm8008", },
2006b149f33SGuru Das Srinagesh { },
2016b149f33SGuru Das Srinagesh };
202d420c988SJohan Hovold MODULE_DEVICE_TABLE(of, pm8008_match);
2036b149f33SGuru Das Srinagesh
2046b149f33SGuru Das Srinagesh static struct i2c_driver pm8008_mfd_driver = {
2056b149f33SGuru Das Srinagesh .driver = {
2066b149f33SGuru Das Srinagesh .name = "pm8008",
2076b149f33SGuru Das Srinagesh .of_match_table = pm8008_match,
2086b149f33SGuru Das Srinagesh },
2099816d859SUwe Kleine-König .probe = pm8008_probe,
2106b149f33SGuru Das Srinagesh };
2116b149f33SGuru Das Srinagesh module_i2c_driver(pm8008_mfd_driver);
2126b149f33SGuru Das Srinagesh
2136b149f33SGuru Das Srinagesh MODULE_LICENSE("GPL v2");
214