1dc2b3d17SDaniel Scheller /* SPDX-License-Identifier: GPL-2.0 */ 23c4e0415SDaniel Scheller /* 33c4e0415SDaniel Scheller * Copyright (c) 2011-2013 MaxLinear, Inc. All rights reserved 43c4e0415SDaniel Scheller * 53c4e0415SDaniel Scheller * This program may alternatively be licensed under a proprietary license from 63c4e0415SDaniel Scheller * MaxLinear, Inc. 73c4e0415SDaniel Scheller * 83c4e0415SDaniel Scheller */ 93c4e0415SDaniel Scheller 103c4e0415SDaniel Scheller #ifndef __MXL58X_REGISTERS_H__ 113c4e0415SDaniel Scheller #define __MXL58X_REGISTERS_H__ 123c4e0415SDaniel Scheller 133c4e0415SDaniel Scheller #define HYDRA_INTR_STATUS_REG 0x80030008 143c4e0415SDaniel Scheller #define HYDRA_INTR_MASK_REG 0x8003000C 153c4e0415SDaniel Scheller 163c4e0415SDaniel Scheller #define HYDRA_CRYSTAL_SETTING 0x3FFFC5F0 /* 0 - 24 MHz & 1 - 27 MHz */ 173c4e0415SDaniel Scheller #define HYDRA_CRYSTAL_CAP 0x3FFFEDA4 /* 0 - 24 MHz & 1 - 27 MHz */ 183c4e0415SDaniel Scheller 193c4e0415SDaniel Scheller #define HYDRA_CPU_RESET_REG 0x8003003C 203c4e0415SDaniel Scheller #define HYDRA_CPU_RESET_DATA 0x00000400 213c4e0415SDaniel Scheller 223c4e0415SDaniel Scheller #define HYDRA_RESET_TRANSPORT_FIFO_REG 0x80030028 233c4e0415SDaniel Scheller #define HYDRA_RESET_TRANSPORT_FIFO_DATA 0x00000000 243c4e0415SDaniel Scheller 253c4e0415SDaniel Scheller #define HYDRA_RESET_BBAND_REG 0x80030024 263c4e0415SDaniel Scheller #define HYDRA_RESET_BBAND_DATA 0x00000000 273c4e0415SDaniel Scheller 283c4e0415SDaniel Scheller #define HYDRA_RESET_XBAR_REG 0x80030020 293c4e0415SDaniel Scheller #define HYDRA_RESET_XBAR_DATA 0x00000000 303c4e0415SDaniel Scheller 313c4e0415SDaniel Scheller #define HYDRA_MODULES_CLK_1_REG 0x80030014 323c4e0415SDaniel Scheller #define HYDRA_DISABLE_CLK_1 0x00000000 333c4e0415SDaniel Scheller 343c4e0415SDaniel Scheller #define HYDRA_MODULES_CLK_2_REG 0x8003001C 353c4e0415SDaniel Scheller #define HYDRA_DISABLE_CLK_2 0x0000000B 363c4e0415SDaniel Scheller 373c4e0415SDaniel Scheller #define HYDRA_PRCM_ROOT_CLK_REG 0x80030018 383c4e0415SDaniel Scheller #define HYDRA_PRCM_ROOT_CLK_DISABLE 0x00000000 393c4e0415SDaniel Scheller 403c4e0415SDaniel Scheller #define HYDRA_CPU_RESET_CHECK_REG 0x80030008 413c4e0415SDaniel Scheller #define HYDRA_CPU_RESET_CHECK_OFFSET 0x40000000 /* <bit 30> */ 423c4e0415SDaniel Scheller 433c4e0415SDaniel Scheller #define HYDRA_SKU_ID_REG 0x90000190 443c4e0415SDaniel Scheller 453c4e0415SDaniel Scheller #define FW_DL_SIGN_ADDR 0x3FFFEAE0 463c4e0415SDaniel Scheller 473c4e0415SDaniel Scheller /* Register to check if FW is running or not */ 483c4e0415SDaniel Scheller #define HYDRA_HEAR_BEAT 0x3FFFEDDC 493c4e0415SDaniel Scheller 503c4e0415SDaniel Scheller /* Firmware version */ 513c4e0415SDaniel Scheller #define HYDRA_FIRMWARE_VERSION 0x3FFFEDB8 523c4e0415SDaniel Scheller #define HYDRA_FW_RC_VERSION 0x3FFFCFAC 533c4e0415SDaniel Scheller 543c4e0415SDaniel Scheller /* Firmware patch version */ 553c4e0415SDaniel Scheller #define HYDRA_FIRMWARE_PATCH_VERSION 0x3FFFEDC2 563c4e0415SDaniel Scheller 573c4e0415SDaniel Scheller /* SOC operating temperature in C */ 583c4e0415SDaniel Scheller #define HYDRA_TEMPARATURE 0x3FFFEDB4 593c4e0415SDaniel Scheller 603c4e0415SDaniel Scheller /* Demod & Tuner status registers */ 613c4e0415SDaniel Scheller /* Demod 0 status base address */ 623c4e0415SDaniel Scheller #define HYDRA_DEMOD_0_BASE_ADDR 0x3FFFC64C 633c4e0415SDaniel Scheller 643c4e0415SDaniel Scheller /* Tuner 0 status base address */ 653c4e0415SDaniel Scheller #define HYDRA_TUNER_0_BASE_ADDR 0x3FFFCE4C 663c4e0415SDaniel Scheller 673c4e0415SDaniel Scheller #define POWER_FROM_ADCRSSI_READBACK 0x3FFFEB6C 683c4e0415SDaniel Scheller 693c4e0415SDaniel Scheller /* Macros to determine base address of respective demod or tuner */ 703c4e0415SDaniel Scheller #define HYDRA_DMD_STATUS_OFFSET(demodID) ((demodID) * 0x100) 713c4e0415SDaniel Scheller #define HYDRA_TUNER_STATUS_OFFSET(tunerID) ((tunerID) * 0x40) 723c4e0415SDaniel Scheller 733c4e0415SDaniel Scheller /* Demod status address offset from respective demod's base address */ 743c4e0415SDaniel Scheller #define HYDRA_DMD_AGC_DIG_LEVEL_ADDR_OFFSET 0x3FFFC64C 753c4e0415SDaniel Scheller #define HYDRA_DMD_LOCK_STATUS_ADDR_OFFSET 0x3FFFC650 763c4e0415SDaniel Scheller #define HYDRA_DMD_ACQ_STATUS_ADDR_OFFSET 0x3FFFC654 773c4e0415SDaniel Scheller 783c4e0415SDaniel Scheller #define HYDRA_DMD_STANDARD_ADDR_OFFSET 0x3FFFC658 793c4e0415SDaniel Scheller #define HYDRA_DMD_SPECTRUM_INVERSION_ADDR_OFFSET 0x3FFFC65C 803c4e0415SDaniel Scheller #define HYDRA_DMD_SPECTRUM_ROLL_OFF_ADDR_OFFSET 0x3FFFC660 813c4e0415SDaniel Scheller #define HYDRA_DMD_SYMBOL_RATE_ADDR_OFFSET 0x3FFFC664 823c4e0415SDaniel Scheller #define HYDRA_DMD_MODULATION_SCHEME_ADDR_OFFSET 0x3FFFC668 833c4e0415SDaniel Scheller #define HYDRA_DMD_FEC_CODE_RATE_ADDR_OFFSET 0x3FFFC66C 843c4e0415SDaniel Scheller 853c4e0415SDaniel Scheller #define HYDRA_DMD_SNR_ADDR_OFFSET 0x3FFFC670 863c4e0415SDaniel Scheller #define HYDRA_DMD_FREQ_OFFSET_ADDR_OFFSET 0x3FFFC674 873c4e0415SDaniel Scheller #define HYDRA_DMD_CTL_FREQ_OFFSET_ADDR_OFFSET 0x3FFFC678 883c4e0415SDaniel Scheller #define HYDRA_DMD_STR_FREQ_OFFSET_ADDR_OFFSET 0x3FFFC67C 893c4e0415SDaniel Scheller #define HYDRA_DMD_FTL_FREQ_OFFSET_ADDR_OFFSET 0x3FFFC680 903c4e0415SDaniel Scheller #define HYDRA_DMD_STR_NBC_SYNC_LOCK_ADDR_OFFSET 0x3FFFC684 913c4e0415SDaniel Scheller #define HYDRA_DMD_CYCLE_SLIP_COUNT_ADDR_OFFSET 0x3FFFC688 923c4e0415SDaniel Scheller 933c4e0415SDaniel Scheller #define HYDRA_DMD_DISPLAY_I_ADDR_OFFSET 0x3FFFC68C 943c4e0415SDaniel Scheller #define HYDRA_DMD_DISPLAY_Q_ADDR_OFFSET 0x3FFFC68E 953c4e0415SDaniel Scheller 963c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS2_CRC_ERRORS_ADDR_OFFSET 0x3FFFC690 973c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS2_PER_COUNT_ADDR_OFFSET 0x3FFFC694 983c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS2_PER_WINDOW_ADDR_OFFSET 0x3FFFC698 993c4e0415SDaniel Scheller 1003c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_CORR_RS_ERRORS_ADDR_OFFSET 0x3FFFC69C 1013c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_UNCORR_RS_ERRORS_ADDR_OFFSET 0x3FFFC6A0 1023c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_BER_COUNT_ADDR_OFFSET 0x3FFFC6A4 1033c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_BER_WINDOW_ADDR_OFFSET 0x3FFFC6A8 1043c4e0415SDaniel Scheller 1053c4e0415SDaniel Scheller /* Debug-purpose DVB-S DMD 0 */ 1063c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_1ST_CORR_RS_ERRORS_ADDR_OFFSET 0x3FFFC6C8 /* corrected RS Errors: 1st iteration */ 1073c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_1ST_UNCORR_RS_ERRORS_ADDR_OFFSET 0x3FFFC6CC /* uncorrected RS Errors: 1st iteration */ 1083c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_BER_COUNT_1ST_ADDR_OFFSET 0x3FFFC6D0 1093c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS_BER_WINDOW_1ST_ADDR_OFFSET 0x3FFFC6D4 1103c4e0415SDaniel Scheller 1113c4e0415SDaniel Scheller #define HYDRA_DMD_TUNER_ID_ADDR_OFFSET 0x3FFFC6AC 1123c4e0415SDaniel Scheller #define HYDRA_DMD_DVBS2_PILOT_ON_OFF_ADDR_OFFSET 0x3FFFC6B0 1133c4e0415SDaniel Scheller #define HYDRA_DMD_FREQ_SEARCH_RANGE_KHZ_ADDR_OFFSET 0x3FFFC6B4 1143c4e0415SDaniel Scheller #define HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET 0x3FFFC6B8 1153c4e0415SDaniel Scheller #define HYDRA_DMD_STATUS_CENTER_FREQ_IN_KHZ_ADDR 0x3FFFC704 1163c4e0415SDaniel Scheller #define HYDRA_DMD_STATUS_INPUT_POWER_ADDR 0x3FFFC708 1173c4e0415SDaniel Scheller 1183c4e0415SDaniel Scheller /* DVB-S new scaled_BER_count for a new BER API, see HYDRA-1343 "DVB-S post viterbi information" */ 1193c4e0415SDaniel Scheller #define DMD0_STATUS_DVBS_1ST_SCALED_BER_COUNT_ADDR 0x3FFFC710 /* DMD 0: 1st iteration BER count scaled by HYDRA_BER_COUNT_SCALING_FACTOR */ 1203c4e0415SDaniel Scheller #define DMD0_STATUS_DVBS_SCALED_BER_COUNT_ADDR 0x3FFFC714 /* DMD 0: 2nd iteration BER count scaled by HYDRA_BER_COUNT_SCALING_FACTOR */ 1213c4e0415SDaniel Scheller 1223c4e0415SDaniel Scheller #define DMD0_SPECTRUM_MIN_GAIN_STATUS 0x3FFFC73C 1233c4e0415SDaniel Scheller #define DMD0_SPECTRUM_MIN_GAIN_WB_SAGC_VALUE 0x3FFFC740 1243c4e0415SDaniel Scheller #define DMD0_SPECTRUM_MIN_GAIN_NB_SAGC_VALUE 0x3FFFC744 1253c4e0415SDaniel Scheller 1263c4e0415SDaniel Scheller #define HYDRA_DMD_STATUS_END_ADDR_OFFSET 0x3FFFC748 1273c4e0415SDaniel Scheller 1283c4e0415SDaniel Scheller /* Tuner status address offset from respective tuners's base address */ 1293c4e0415SDaniel Scheller #define HYDRA_TUNER_DEMOD_ID_ADDR_OFFSET 0x3FFFCE4C 1303c4e0415SDaniel Scheller #define HYDRA_TUNER_AGC_LOCK_OFFSET 0x3FFFCE50 1313c4e0415SDaniel Scheller #define HYDRA_TUNER_SPECTRUM_STATUS_OFFSET 0x3FFFCE54 1323c4e0415SDaniel Scheller #define HYDRA_TUNER_SPECTRUM_BIN_SIZE_OFFSET 0x3FFFCE58 1333c4e0415SDaniel Scheller #define HYDRA_TUNER_SPECTRUM_ADDRESS_OFFSET 0x3FFFCE5C 1343c4e0415SDaniel Scheller #define HYDRA_TUNER_ENABLE_COMPLETE 0x3FFFEB78 1353c4e0415SDaniel Scheller 1363c4e0415SDaniel Scheller #define HYDRA_DEMOD_STATUS_LOCK(devId, demodId) write_register(devId, (HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET + HYDRA_DMD_STATUS_OFFSET(demodId)), MXL_YES) 1373c4e0415SDaniel Scheller #define HYDRA_DEMOD_STATUS_UNLOCK(devId, demodId) write_register(devId, (HYDRA_DMD_STATUS_LOCK_ADDR_OFFSET + HYDRA_DMD_STATUS_OFFSET(demodId)), MXL_NO) 1383c4e0415SDaniel Scheller 1393c4e0415SDaniel Scheller #define HYDRA_VERSION 0x3FFFEDB8 1403c4e0415SDaniel Scheller #define HYDRA_DEMOD0_VERSION 0x3FFFEDBC 1413c4e0415SDaniel Scheller #define HYDRA_DEMOD1_VERSION 0x3FFFEDC0 1423c4e0415SDaniel Scheller #define HYDRA_DEMOD2_VERSION 0x3FFFEDC4 1433c4e0415SDaniel Scheller #define HYDRA_DEMOD3_VERSION 0x3FFFEDC8 1443c4e0415SDaniel Scheller #define HYDRA_DEMOD4_VERSION 0x3FFFEDCC 1453c4e0415SDaniel Scheller #define HYDRA_DEMOD5_VERSION 0x3FFFEDD0 1463c4e0415SDaniel Scheller #define HYDRA_DEMOD6_VERSION 0x3FFFEDD4 1473c4e0415SDaniel Scheller #define HYDRA_DEMOD7_VERSION 0x3FFFEDD8 1483c4e0415SDaniel Scheller #define HYDRA_HEAR_BEAT 0x3FFFEDDC 1493c4e0415SDaniel Scheller #define HYDRA_SKU_MGMT 0x3FFFEBC0 1503c4e0415SDaniel Scheller 1513c4e0415SDaniel Scheller #define MXL_HYDRA_FPGA_A_ADDRESS 0x91C00000 1523c4e0415SDaniel Scheller #define MXL_HYDRA_FPGA_B_ADDRESS 0x91D00000 1533c4e0415SDaniel Scheller 1543c4e0415SDaniel Scheller /* TS control base address */ 1553c4e0415SDaniel Scheller #define HYDRA_TS_CTRL_BASE_ADDR 0x90700000 1563c4e0415SDaniel Scheller 1573c4e0415SDaniel Scheller #define MPEG_MUX_MODE_SLICE0_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x08) 1583c4e0415SDaniel Scheller 1593c4e0415SDaniel Scheller #define MPEG_MUX_MODE_SLICE1_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x08) 1603c4e0415SDaniel Scheller 1613c4e0415SDaniel Scheller #define PID_BANK_SEL_SLICE0_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x190) 1623c4e0415SDaniel Scheller #define PID_BANK_SEL_SLICE1_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0) 1633c4e0415SDaniel Scheller 1643c4e0415SDaniel Scheller #define MPEG_CLK_GATED_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x20) 1653c4e0415SDaniel Scheller 1663c4e0415SDaniel Scheller #define MPEG_CLK_ALWAYS_ON_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x1D4) 1673c4e0415SDaniel Scheller 1683c4e0415SDaniel Scheller #define HYDRA_REGULAR_PID_BANK_A_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x190) 1693c4e0415SDaniel Scheller 1703c4e0415SDaniel Scheller #define HYDRA_FIXED_PID_BANK_A_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x190) 1713c4e0415SDaniel Scheller 1723c4e0415SDaniel Scheller #define HYDRA_REGULAR_PID_BANK_B_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0) 1733c4e0415SDaniel Scheller 1743c4e0415SDaniel Scheller #define HYDRA_FIXED_PID_BANK_B_REG (HYDRA_TS_CTRL_BASE_ADDR + 0x1B0) 1753c4e0415SDaniel Scheller 1763c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_0 (HYDRA_TS_CTRL_BASE_ADDR + 0x9000) 1773c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_1 (HYDRA_TS_CTRL_BASE_ADDR + 0x9100) 1783c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_2 (HYDRA_TS_CTRL_BASE_ADDR + 0x9200) 1793c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_3 (HYDRA_TS_CTRL_BASE_ADDR + 0x9300) 1803c4e0415SDaniel Scheller 1813c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_4 (HYDRA_TS_CTRL_BASE_ADDR + 0xB000) 1823c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_5 (HYDRA_TS_CTRL_BASE_ADDR + 0xB100) 1833c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_6 (HYDRA_TS_CTRL_BASE_ADDR + 0xB200) 1843c4e0415SDaniel Scheller #define FIXED_PID_TBL_REG_ADDRESS_7 (HYDRA_TS_CTRL_BASE_ADDR + 0xB300) 1853c4e0415SDaniel Scheller 1863c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_0 (HYDRA_TS_CTRL_BASE_ADDR + 0x8000) 1873c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_1 (HYDRA_TS_CTRL_BASE_ADDR + 0x8200) 1883c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_2 (HYDRA_TS_CTRL_BASE_ADDR + 0x8400) 1893c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_3 (HYDRA_TS_CTRL_BASE_ADDR + 0x8600) 1903c4e0415SDaniel Scheller 1913c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_4 (HYDRA_TS_CTRL_BASE_ADDR + 0xA000) 1923c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_5 (HYDRA_TS_CTRL_BASE_ADDR + 0xA200) 1933c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_6 (HYDRA_TS_CTRL_BASE_ADDR + 0xA400) 1943c4e0415SDaniel Scheller #define REGULAR_PID_TBL_REG_ADDRESS_7 (HYDRA_TS_CTRL_BASE_ADDR + 0xA600) 1953c4e0415SDaniel Scheller 1963c4e0415SDaniel Scheller /***************************************************************************/ 1973c4e0415SDaniel Scheller 1983c4e0415SDaniel Scheller #define PAD_MUX_GPIO_00_SYNC_BASEADDR 0x90000188 1993c4e0415SDaniel Scheller 2003c4e0415SDaniel Scheller 2013c4e0415SDaniel Scheller #define PAD_MUX_UART_RX_C_PINMUX_BASEADDR 0x9000001C 2023c4e0415SDaniel Scheller 2033c4e0415SDaniel Scheller #define XPT_PACKET_GAP_MIN_BASEADDR 0x90700044 2043c4e0415SDaniel Scheller #define XPT_NCO_COUNT_BASEADDR 0x90700238 2053c4e0415SDaniel Scheller 2063c4e0415SDaniel Scheller #define XPT_NCO_COUNT_BASEADDR1 0x9070023C 2073c4e0415SDaniel Scheller 2083c4e0415SDaniel Scheller /* V2 DigRF status register */ 2093c4e0415SDaniel Scheller 2103c4e0415SDaniel Scheller #define XPT_PID_BASEADDR 0x90708000 2113c4e0415SDaniel Scheller 2123c4e0415SDaniel Scheller #define XPT_PID_REMAP_BASEADDR 0x90708004 2133c4e0415SDaniel Scheller 2143c4e0415SDaniel Scheller #define XPT_KNOWN_PID_BASEADDR 0x90709000 2153c4e0415SDaniel Scheller 2163c4e0415SDaniel Scheller #define XPT_PID_BASEADDR1 0x9070A000 2173c4e0415SDaniel Scheller 2183c4e0415SDaniel Scheller #define XPT_PID_REMAP_BASEADDR1 0x9070A004 2193c4e0415SDaniel Scheller 2203c4e0415SDaniel Scheller #define XPT_KNOWN_PID_BASEADDR1 0x9070B000 2213c4e0415SDaniel Scheller 2223c4e0415SDaniel Scheller #define XPT_BERT_LOCK_BASEADDR 0x907000B8 2233c4e0415SDaniel Scheller 2243c4e0415SDaniel Scheller #define XPT_BERT_BASEADDR 0x907000BC 2253c4e0415SDaniel Scheller 2263c4e0415SDaniel Scheller #define XPT_BERT_INVERT_BASEADDR 0x907000C0 2273c4e0415SDaniel Scheller 2283c4e0415SDaniel Scheller #define XPT_BERT_HEADER_BASEADDR 0x907000C4 2293c4e0415SDaniel Scheller 2303c4e0415SDaniel Scheller #define XPT_BERT_BASEADDR1 0x907000C8 2313c4e0415SDaniel Scheller 2323c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT0_BASEADDR 0x907000CC 2333c4e0415SDaniel Scheller 2343c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT0_BASEADDR1 0x907000D0 2353c4e0415SDaniel Scheller 2363c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT1_BASEADDR 0x907000D4 2373c4e0415SDaniel Scheller 2383c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT1_BASEADDR1 0x907000D8 2393c4e0415SDaniel Scheller 2403c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT2_BASEADDR 0x907000DC 2413c4e0415SDaniel Scheller 2423c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT2_BASEADDR1 0x907000E0 2433c4e0415SDaniel Scheller 2443c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT3_BASEADDR 0x907000E4 2453c4e0415SDaniel Scheller 2463c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT3_BASEADDR1 0x907000E8 2473c4e0415SDaniel Scheller 2483c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT4_BASEADDR 0x907000EC 2493c4e0415SDaniel Scheller 2503c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT4_BASEADDR1 0x907000F0 2513c4e0415SDaniel Scheller 2523c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT5_BASEADDR 0x907000F4 2533c4e0415SDaniel Scheller 2543c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT5_BASEADDR1 0x907000F8 2553c4e0415SDaniel Scheller 2563c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT6_BASEADDR 0x907000FC 2573c4e0415SDaniel Scheller 2583c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT6_BASEADDR1 0x90700100 2593c4e0415SDaniel Scheller 2603c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT7_BASEADDR 0x90700104 2613c4e0415SDaniel Scheller 2623c4e0415SDaniel Scheller #define XPT_BERT_BIT_COUNT7_BASEADDR1 0x90700108 2633c4e0415SDaniel Scheller 2643c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT0_BASEADDR 0x9070010C 2653c4e0415SDaniel Scheller 2663c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT0_BASEADDR1 0x90700110 2673c4e0415SDaniel Scheller 2683c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT1_BASEADDR 0x90700114 2693c4e0415SDaniel Scheller 2703c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT1_BASEADDR1 0x90700118 2713c4e0415SDaniel Scheller 2723c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT2_BASEADDR 0x9070011C 2733c4e0415SDaniel Scheller 2743c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT2_BASEADDR1 0x90700120 2753c4e0415SDaniel Scheller 2763c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT3_BASEADDR 0x90700124 2773c4e0415SDaniel Scheller 2783c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT3_BASEADDR1 0x90700128 2793c4e0415SDaniel Scheller 2803c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT4_BASEADDR 0x9070012C 2813c4e0415SDaniel Scheller 2823c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT4_BASEADDR1 0x90700130 2833c4e0415SDaniel Scheller 2843c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT5_BASEADDR 0x90700134 2853c4e0415SDaniel Scheller 2863c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT5_BASEADDR1 0x90700138 2873c4e0415SDaniel Scheller 2883c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT6_BASEADDR 0x9070013C 2893c4e0415SDaniel Scheller 2903c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT6_BASEADDR1 0x90700140 2913c4e0415SDaniel Scheller 2923c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT7_BASEADDR 0x90700144 2933c4e0415SDaniel Scheller 2943c4e0415SDaniel Scheller #define XPT_BERT_ERR_COUNT7_BASEADDR1 0x90700148 2953c4e0415SDaniel Scheller 2963c4e0415SDaniel Scheller #define XPT_BERT_ERROR_BASEADDR 0x9070014C 2973c4e0415SDaniel Scheller 2983c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR 0x90700150 2993c4e0415SDaniel Scheller 3003c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR1 0x90700154 3013c4e0415SDaniel Scheller 3023c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR2 0x90700158 3033c4e0415SDaniel Scheller 3043c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR3 0x9070015C 3053c4e0415SDaniel Scheller 3063c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR4 0x90700160 3073c4e0415SDaniel Scheller 3083c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR5 0x90700164 3093c4e0415SDaniel Scheller 3103c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR6 0x90700168 3113c4e0415SDaniel Scheller 3123c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR7 0x9070016C 3133c4e0415SDaniel Scheller 3143c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR8 0x90700170 3153c4e0415SDaniel Scheller 3163c4e0415SDaniel Scheller #define XPT_BERT_ANALYZER_BASEADDR9 0x90700174 3173c4e0415SDaniel Scheller 3183c4e0415SDaniel Scheller #define XPT_DMD0_BASEADDR 0x9070024C 3193c4e0415SDaniel Scheller 3203c4e0415SDaniel Scheller /* V2 AGC Gain Freeze & step */ 3213c4e0415SDaniel Scheller #define DBG_ENABLE_DISABLE_AGC (0x3FFFCF60) /* 1: DISABLE, 0:ENABLE */ 3223c4e0415SDaniel Scheller #define WB_DFE0_DFE_FB_RF1_BASEADDR 0x903004A4 3233c4e0415SDaniel Scheller 3243c4e0415SDaniel Scheller #define WB_DFE1_DFE_FB_RF1_BASEADDR 0x904004A4 3253c4e0415SDaniel Scheller 3263c4e0415SDaniel Scheller #define WB_DFE2_DFE_FB_RF1_BASEADDR 0x905004A4 3273c4e0415SDaniel Scheller 3283c4e0415SDaniel Scheller #define WB_DFE3_DFE_FB_RF1_BASEADDR 0x906004A4 3293c4e0415SDaniel Scheller 3303c4e0415SDaniel Scheller #define AFE_REG_D2A_TA_RFFE_LNA_BO_1P8_BASEADDR 0x90200104 3313c4e0415SDaniel Scheller 3323c4e0415SDaniel Scheller #define AFE_REG_AFE_REG_SPARE_BASEADDR 0x902000A0 3333c4e0415SDaniel Scheller 3343c4e0415SDaniel Scheller #define AFE_REG_AFE_REG_SPARE_BASEADDR1 0x902000B4 3353c4e0415SDaniel Scheller 3363c4e0415SDaniel Scheller #define AFE_REG_AFE_REG_SPARE_BASEADDR2 0x902000C4 3373c4e0415SDaniel Scheller 3383c4e0415SDaniel Scheller #define AFE_REG_AFE_REG_SPARE_BASEADDR3 0x902000D4 3393c4e0415SDaniel Scheller 3403c4e0415SDaniel Scheller #define WB_DFE0_DFE_FB_AGC_BASEADDR 0x90300498 3413c4e0415SDaniel Scheller 3423c4e0415SDaniel Scheller #define WB_DFE1_DFE_FB_AGC_BASEADDR 0x90400498 3433c4e0415SDaniel Scheller 3443c4e0415SDaniel Scheller #define WB_DFE2_DFE_FB_AGC_BASEADDR 0x90500498 3453c4e0415SDaniel Scheller 3463c4e0415SDaniel Scheller #define WB_DFE3_DFE_FB_AGC_BASEADDR 0x90600498 3473c4e0415SDaniel Scheller 3483c4e0415SDaniel Scheller #define WDT_WD_INT_BASEADDR 0x8002000C 3493c4e0415SDaniel Scheller 3503c4e0415SDaniel Scheller #define FSK_TX_FTM_BASEADDR 0x80090000 3513c4e0415SDaniel Scheller 3523c4e0415SDaniel Scheller #define FSK_TX_FTM_TX_CNT_BASEADDR 0x80090018 3533c4e0415SDaniel Scheller 3543c4e0415SDaniel Scheller #define AFE_REG_D2A_FSK_BIAS_BASEADDR 0x90200040 3553c4e0415SDaniel Scheller 3563c4e0415SDaniel Scheller #define DMD_TEI_BASEADDR 0x3FFFEBE0 3573c4e0415SDaniel Scheller 3583c4e0415SDaniel Scheller #endif /* __MXL58X_REGISTERS_H__ */ 359