1cc2d3216SMarc Zyngier /* 2d7276b80SMarc Zyngier * Copyright (C) 2013-2017 ARM Limited, All Rights Reserved. 3cc2d3216SMarc Zyngier * Author: Marc Zyngier <marc.zyngier@arm.com> 4cc2d3216SMarc Zyngier * 5cc2d3216SMarc Zyngier * This program is free software; you can redistribute it and/or modify 6cc2d3216SMarc Zyngier * it under the terms of the GNU General Public License version 2 as 7cc2d3216SMarc Zyngier * published by the Free Software Foundation. 8cc2d3216SMarc Zyngier * 9cc2d3216SMarc Zyngier * This program is distributed in the hope that it will be useful, 10cc2d3216SMarc Zyngier * but WITHOUT ANY WARRANTY; without even the implied warranty of 11cc2d3216SMarc Zyngier * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 12cc2d3216SMarc Zyngier * GNU General Public License for more details. 13cc2d3216SMarc Zyngier * 14cc2d3216SMarc Zyngier * You should have received a copy of the GNU General Public License 15cc2d3216SMarc Zyngier * along with this program. If not, see <http://www.gnu.org/licenses/>. 16cc2d3216SMarc Zyngier */ 17cc2d3216SMarc Zyngier 183f010cf1STomasz Nowicki #include <linux/acpi.h> 198d3554b8SHanjun Guo #include <linux/acpi_iort.h> 20cc2d3216SMarc Zyngier #include <linux/bitmap.h> 21cc2d3216SMarc Zyngier #include <linux/cpu.h> 22cc2d3216SMarc Zyngier #include <linux/delay.h> 2344bb7e24SRobin Murphy #include <linux/dma-iommu.h> 24cc2d3216SMarc Zyngier #include <linux/interrupt.h> 253f010cf1STomasz Nowicki #include <linux/irqdomain.h> 26cc2d3216SMarc Zyngier #include <linux/log2.h> 27cc2d3216SMarc Zyngier #include <linux/mm.h> 28cc2d3216SMarc Zyngier #include <linux/msi.h> 29cc2d3216SMarc Zyngier #include <linux/of.h> 30cc2d3216SMarc Zyngier #include <linux/of_address.h> 31cc2d3216SMarc Zyngier #include <linux/of_irq.h> 32cc2d3216SMarc Zyngier #include <linux/of_pci.h> 33cc2d3216SMarc Zyngier #include <linux/of_platform.h> 34cc2d3216SMarc Zyngier #include <linux/percpu.h> 35cc2d3216SMarc Zyngier #include <linux/slab.h> 36cc2d3216SMarc Zyngier 3741a83e06SJoel Porquet #include <linux/irqchip.h> 38cc2d3216SMarc Zyngier #include <linux/irqchip/arm-gic-v3.h> 39c808eea8SMarc Zyngier #include <linux/irqchip/arm-gic-v4.h> 40cc2d3216SMarc Zyngier 41cc2d3216SMarc Zyngier #include <asm/cputype.h> 42cc2d3216SMarc Zyngier #include <asm/exception.h> 43cc2d3216SMarc Zyngier 4467510ccaSRobert Richter #include "irq-gic-common.h" 4567510ccaSRobert Richter 4694100970SRobert Richter #define ITS_FLAGS_CMDQ_NEEDS_FLUSHING (1ULL << 0) 4794100970SRobert Richter #define ITS_FLAGS_WORKAROUND_CAVIUM_22375 (1ULL << 1) 48fbf8f40eSGanapatrao Kulkarni #define ITS_FLAGS_WORKAROUND_CAVIUM_23144 (1ULL << 2) 49cc2d3216SMarc Zyngier 50c48ed51cSMarc Zyngier #define RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING (1 << 0) 51c48ed51cSMarc Zyngier 52a13b0404SMarc Zyngier static u32 lpi_id_bits; 53a13b0404SMarc Zyngier 54a13b0404SMarc Zyngier /* 55a13b0404SMarc Zyngier * We allocate memory for PROPBASE to cover 2 ^ lpi_id_bits LPIs to 56a13b0404SMarc Zyngier * deal with (one configuration byte per interrupt). PENDBASE has to 57a13b0404SMarc Zyngier * be 64kB aligned (one bit per LPI, plus 8192 bits for SPI/PPI/SGI). 58a13b0404SMarc Zyngier */ 59a13b0404SMarc Zyngier #define LPI_NRBITS lpi_id_bits 60a13b0404SMarc Zyngier #define LPI_PROPBASE_SZ ALIGN(BIT(LPI_NRBITS), SZ_64K) 61a13b0404SMarc Zyngier #define LPI_PENDBASE_SZ ALIGN(BIT(LPI_NRBITS) / 8, SZ_64K) 62a13b0404SMarc Zyngier 63a13b0404SMarc Zyngier #define LPI_PROP_DEFAULT_PRIO 0xa0 64a13b0404SMarc Zyngier 65cc2d3216SMarc Zyngier /* 66cc2d3216SMarc Zyngier * Collection structure - just an ID, and a redistributor address to 67cc2d3216SMarc Zyngier * ping. We use one per CPU as a bag of interrupts assigned to this 68cc2d3216SMarc Zyngier * CPU. 69cc2d3216SMarc Zyngier */ 70cc2d3216SMarc Zyngier struct its_collection { 71cc2d3216SMarc Zyngier u64 target_address; 72cc2d3216SMarc Zyngier u16 col_id; 73cc2d3216SMarc Zyngier }; 74cc2d3216SMarc Zyngier 75cc2d3216SMarc Zyngier /* 769347359aSShanker Donthineni * The ITS_BASER structure - contains memory information, cached 779347359aSShanker Donthineni * value of BASER register configuration and ITS page size. 78466b7d16SShanker Donthineni */ 79466b7d16SShanker Donthineni struct its_baser { 80466b7d16SShanker Donthineni void *base; 81466b7d16SShanker Donthineni u64 val; 82466b7d16SShanker Donthineni u32 order; 839347359aSShanker Donthineni u32 psz; 84466b7d16SShanker Donthineni }; 85466b7d16SShanker Donthineni 86558b0165SArd Biesheuvel struct its_device; 87558b0165SArd Biesheuvel 88466b7d16SShanker Donthineni /* 89cc2d3216SMarc Zyngier * The ITS structure - contains most of the infrastructure, with the 90841514abSMarc Zyngier * top-level MSI domain, the command queue, the collections, and the 91841514abSMarc Zyngier * list of devices writing to it. 92cc2d3216SMarc Zyngier */ 93cc2d3216SMarc Zyngier struct its_node { 94cc2d3216SMarc Zyngier raw_spinlock_t lock; 95cc2d3216SMarc Zyngier struct list_head entry; 96cc2d3216SMarc Zyngier void __iomem *base; 97db40f0a7STomasz Nowicki phys_addr_t phys_base; 98cc2d3216SMarc Zyngier struct its_cmd_block *cmd_base; 99cc2d3216SMarc Zyngier struct its_cmd_block *cmd_write; 100466b7d16SShanker Donthineni struct its_baser tables[GITS_BASER_NR_REGS]; 101cc2d3216SMarc Zyngier struct its_collection *collections; 102558b0165SArd Biesheuvel struct fwnode_handle *fwnode_handle; 103558b0165SArd Biesheuvel u64 (*get_msi_base)(struct its_device *its_dev); 104cc2d3216SMarc Zyngier struct list_head its_device_list; 105cc2d3216SMarc Zyngier u64 flags; 106cc2d3216SMarc Zyngier u32 ite_size; 107466b7d16SShanker Donthineni u32 device_ids; 108fbf8f40eSGanapatrao Kulkarni int numa_node; 109558b0165SArd Biesheuvel unsigned int msi_domain_flags; 110558b0165SArd Biesheuvel u32 pre_its_base; /* for Socionext Synquacer */ 1113dfa576bSMarc Zyngier bool is_v4; 112cc2d3216SMarc Zyngier }; 113cc2d3216SMarc Zyngier 114cc2d3216SMarc Zyngier #define ITS_ITT_ALIGN SZ_256 115cc2d3216SMarc Zyngier 1162eca0d6cSShanker Donthineni /* Convert page order to size in bytes */ 1172eca0d6cSShanker Donthineni #define PAGE_ORDER_TO_SIZE(o) (PAGE_SIZE << (o)) 1182eca0d6cSShanker Donthineni 119591e5becSMarc Zyngier struct event_lpi_map { 120591e5becSMarc Zyngier unsigned long *lpi_map; 121591e5becSMarc Zyngier u16 *col_map; 122591e5becSMarc Zyngier irq_hw_number_t lpi_base; 123591e5becSMarc Zyngier int nr_lpis; 124d011e4e6SMarc Zyngier struct mutex vlpi_lock; 125d011e4e6SMarc Zyngier struct its_vm *vm; 126d011e4e6SMarc Zyngier struct its_vlpi_map *vlpi_maps; 127d011e4e6SMarc Zyngier int nr_vlpis; 128591e5becSMarc Zyngier }; 129591e5becSMarc Zyngier 130cc2d3216SMarc Zyngier /* 131d011e4e6SMarc Zyngier * The ITS view of a device - belongs to an ITS, owns an interrupt 132d011e4e6SMarc Zyngier * translation table, and a list of interrupts. If it some of its 133d011e4e6SMarc Zyngier * LPIs are injected into a guest (GICv4), the event_map.vm field 134d011e4e6SMarc Zyngier * indicates which one. 135cc2d3216SMarc Zyngier */ 136cc2d3216SMarc Zyngier struct its_device { 137cc2d3216SMarc Zyngier struct list_head entry; 138cc2d3216SMarc Zyngier struct its_node *its; 139591e5becSMarc Zyngier struct event_lpi_map event_map; 140cc2d3216SMarc Zyngier void *itt; 141cc2d3216SMarc Zyngier u32 nr_ites; 142cc2d3216SMarc Zyngier u32 device_id; 143cc2d3216SMarc Zyngier }; 144cc2d3216SMarc Zyngier 14520b3d54eSMarc Zyngier static struct { 14620b3d54eSMarc Zyngier raw_spinlock_t lock; 14720b3d54eSMarc Zyngier struct its_device *dev; 14820b3d54eSMarc Zyngier struct its_vpe **vpes; 14920b3d54eSMarc Zyngier int next_victim; 15020b3d54eSMarc Zyngier } vpe_proxy; 15120b3d54eSMarc Zyngier 1521ac19ca6SMarc Zyngier static LIST_HEAD(its_nodes); 1531ac19ca6SMarc Zyngier static DEFINE_SPINLOCK(its_lock); 1541ac19ca6SMarc Zyngier static struct rdists *gic_rdists; 155db40f0a7STomasz Nowicki static struct irq_domain *its_parent; 1561ac19ca6SMarc Zyngier 1573dfa576bSMarc Zyngier /* 1583dfa576bSMarc Zyngier * We have a maximum number of 16 ITSs in the whole system if we're 1593dfa576bSMarc Zyngier * using the ITSList mechanism 1603dfa576bSMarc Zyngier */ 1613dfa576bSMarc Zyngier #define ITS_LIST_MAX 16 1623dfa576bSMarc Zyngier 1633dfa576bSMarc Zyngier static unsigned long its_list_map; 1643171a47aSMarc Zyngier static u16 vmovp_seq_num; 1653171a47aSMarc Zyngier static DEFINE_RAW_SPINLOCK(vmovp_lock); 1663171a47aSMarc Zyngier 1677d75bbb4SMarc Zyngier static DEFINE_IDA(its_vpeid_ida); 1683dfa576bSMarc Zyngier 1691ac19ca6SMarc Zyngier #define gic_data_rdist() (raw_cpu_ptr(gic_rdists->rdist)) 1701ac19ca6SMarc Zyngier #define gic_data_rdist_rd_base() (gic_data_rdist()->rd_base) 171e643d803SMarc Zyngier #define gic_data_rdist_vlpi_base() (gic_data_rdist_rd_base() + SZ_128K) 1721ac19ca6SMarc Zyngier 173591e5becSMarc Zyngier static struct its_collection *dev_event_to_col(struct its_device *its_dev, 174591e5becSMarc Zyngier u32 event) 175591e5becSMarc Zyngier { 176591e5becSMarc Zyngier struct its_node *its = its_dev->its; 177591e5becSMarc Zyngier 178591e5becSMarc Zyngier return its->collections + its_dev->event_map.col_map[event]; 179591e5becSMarc Zyngier } 180591e5becSMarc Zyngier 181cc2d3216SMarc Zyngier /* 182cc2d3216SMarc Zyngier * ITS command descriptors - parameters to be encoded in a command 183cc2d3216SMarc Zyngier * block. 184cc2d3216SMarc Zyngier */ 185cc2d3216SMarc Zyngier struct its_cmd_desc { 186cc2d3216SMarc Zyngier union { 187cc2d3216SMarc Zyngier struct { 188cc2d3216SMarc Zyngier struct its_device *dev; 189cc2d3216SMarc Zyngier u32 event_id; 190cc2d3216SMarc Zyngier } its_inv_cmd; 191cc2d3216SMarc Zyngier 192cc2d3216SMarc Zyngier struct { 193cc2d3216SMarc Zyngier struct its_device *dev; 194cc2d3216SMarc Zyngier u32 event_id; 1958d85dcedSMarc Zyngier } its_clear_cmd; 1968d85dcedSMarc Zyngier 1978d85dcedSMarc Zyngier struct { 1988d85dcedSMarc Zyngier struct its_device *dev; 1998d85dcedSMarc Zyngier u32 event_id; 200cc2d3216SMarc Zyngier } its_int_cmd; 201cc2d3216SMarc Zyngier 202cc2d3216SMarc Zyngier struct { 203cc2d3216SMarc Zyngier struct its_device *dev; 204cc2d3216SMarc Zyngier int valid; 205cc2d3216SMarc Zyngier } its_mapd_cmd; 206cc2d3216SMarc Zyngier 207cc2d3216SMarc Zyngier struct { 208cc2d3216SMarc Zyngier struct its_collection *col; 209cc2d3216SMarc Zyngier int valid; 210cc2d3216SMarc Zyngier } its_mapc_cmd; 211cc2d3216SMarc Zyngier 212cc2d3216SMarc Zyngier struct { 213cc2d3216SMarc Zyngier struct its_device *dev; 214cc2d3216SMarc Zyngier u32 phys_id; 215cc2d3216SMarc Zyngier u32 event_id; 2166a25ad3aSMarc Zyngier } its_mapti_cmd; 217cc2d3216SMarc Zyngier 218cc2d3216SMarc Zyngier struct { 219cc2d3216SMarc Zyngier struct its_device *dev; 220cc2d3216SMarc Zyngier struct its_collection *col; 221591e5becSMarc Zyngier u32 event_id; 222cc2d3216SMarc Zyngier } its_movi_cmd; 223cc2d3216SMarc Zyngier 224cc2d3216SMarc Zyngier struct { 225cc2d3216SMarc Zyngier struct its_device *dev; 226cc2d3216SMarc Zyngier u32 event_id; 227cc2d3216SMarc Zyngier } its_discard_cmd; 228cc2d3216SMarc Zyngier 229cc2d3216SMarc Zyngier struct { 230cc2d3216SMarc Zyngier struct its_collection *col; 231cc2d3216SMarc Zyngier } its_invall_cmd; 232d011e4e6SMarc Zyngier 233d011e4e6SMarc Zyngier struct { 234d011e4e6SMarc Zyngier struct its_vpe *vpe; 235eb78192bSMarc Zyngier } its_vinvall_cmd; 236eb78192bSMarc Zyngier 237eb78192bSMarc Zyngier struct { 238eb78192bSMarc Zyngier struct its_vpe *vpe; 239eb78192bSMarc Zyngier struct its_collection *col; 240eb78192bSMarc Zyngier bool valid; 241eb78192bSMarc Zyngier } its_vmapp_cmd; 242eb78192bSMarc Zyngier 243eb78192bSMarc Zyngier struct { 244eb78192bSMarc Zyngier struct its_vpe *vpe; 245d011e4e6SMarc Zyngier struct its_device *dev; 246d011e4e6SMarc Zyngier u32 virt_id; 247d011e4e6SMarc Zyngier u32 event_id; 248d011e4e6SMarc Zyngier bool db_enabled; 249d011e4e6SMarc Zyngier } its_vmapti_cmd; 250d011e4e6SMarc Zyngier 251d011e4e6SMarc Zyngier struct { 252d011e4e6SMarc Zyngier struct its_vpe *vpe; 253d011e4e6SMarc Zyngier struct its_device *dev; 254d011e4e6SMarc Zyngier u32 event_id; 255d011e4e6SMarc Zyngier bool db_enabled; 256d011e4e6SMarc Zyngier } its_vmovi_cmd; 2573171a47aSMarc Zyngier 2583171a47aSMarc Zyngier struct { 2593171a47aSMarc Zyngier struct its_vpe *vpe; 2603171a47aSMarc Zyngier struct its_collection *col; 2613171a47aSMarc Zyngier u16 seq_num; 2623171a47aSMarc Zyngier u16 its_list; 2633171a47aSMarc Zyngier } its_vmovp_cmd; 264cc2d3216SMarc Zyngier }; 265cc2d3216SMarc Zyngier }; 266cc2d3216SMarc Zyngier 267cc2d3216SMarc Zyngier /* 268cc2d3216SMarc Zyngier * The ITS command block, which is what the ITS actually parses. 269cc2d3216SMarc Zyngier */ 270cc2d3216SMarc Zyngier struct its_cmd_block { 271cc2d3216SMarc Zyngier u64 raw_cmd[4]; 272cc2d3216SMarc Zyngier }; 273cc2d3216SMarc Zyngier 274cc2d3216SMarc Zyngier #define ITS_CMD_QUEUE_SZ SZ_64K 275cc2d3216SMarc Zyngier #define ITS_CMD_QUEUE_NR_ENTRIES (ITS_CMD_QUEUE_SZ / sizeof(struct its_cmd_block)) 276cc2d3216SMarc Zyngier 277*67047f90SMarc Zyngier typedef struct its_collection *(*its_cmd_builder_t)(struct its_node *, 278*67047f90SMarc Zyngier struct its_cmd_block *, 279cc2d3216SMarc Zyngier struct its_cmd_desc *); 280cc2d3216SMarc Zyngier 281*67047f90SMarc Zyngier typedef struct its_vpe *(*its_cmd_vbuilder_t)(struct its_node *, 282*67047f90SMarc Zyngier struct its_cmd_block *, 283d011e4e6SMarc Zyngier struct its_cmd_desc *); 284d011e4e6SMarc Zyngier 2854d36f136SMarc Zyngier static void its_mask_encode(u64 *raw_cmd, u64 val, int h, int l) 2864d36f136SMarc Zyngier { 2874d36f136SMarc Zyngier u64 mask = GENMASK_ULL(h, l); 2884d36f136SMarc Zyngier *raw_cmd &= ~mask; 2894d36f136SMarc Zyngier *raw_cmd |= (val << l) & mask; 2904d36f136SMarc Zyngier } 2914d36f136SMarc Zyngier 292cc2d3216SMarc Zyngier static void its_encode_cmd(struct its_cmd_block *cmd, u8 cmd_nr) 293cc2d3216SMarc Zyngier { 2944d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[0], cmd_nr, 7, 0); 295cc2d3216SMarc Zyngier } 296cc2d3216SMarc Zyngier 297cc2d3216SMarc Zyngier static void its_encode_devid(struct its_cmd_block *cmd, u32 devid) 298cc2d3216SMarc Zyngier { 2994d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[0], devid, 63, 32); 300cc2d3216SMarc Zyngier } 301cc2d3216SMarc Zyngier 302cc2d3216SMarc Zyngier static void its_encode_event_id(struct its_cmd_block *cmd, u32 id) 303cc2d3216SMarc Zyngier { 3044d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[1], id, 31, 0); 305cc2d3216SMarc Zyngier } 306cc2d3216SMarc Zyngier 307cc2d3216SMarc Zyngier static void its_encode_phys_id(struct its_cmd_block *cmd, u32 phys_id) 308cc2d3216SMarc Zyngier { 3094d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[1], phys_id, 63, 32); 310cc2d3216SMarc Zyngier } 311cc2d3216SMarc Zyngier 312cc2d3216SMarc Zyngier static void its_encode_size(struct its_cmd_block *cmd, u8 size) 313cc2d3216SMarc Zyngier { 3144d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[1], size, 4, 0); 315cc2d3216SMarc Zyngier } 316cc2d3216SMarc Zyngier 317cc2d3216SMarc Zyngier static void its_encode_itt(struct its_cmd_block *cmd, u64 itt_addr) 318cc2d3216SMarc Zyngier { 3194d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], itt_addr >> 8, 50, 8); 320cc2d3216SMarc Zyngier } 321cc2d3216SMarc Zyngier 322cc2d3216SMarc Zyngier static void its_encode_valid(struct its_cmd_block *cmd, int valid) 323cc2d3216SMarc Zyngier { 3244d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], !!valid, 63, 63); 325cc2d3216SMarc Zyngier } 326cc2d3216SMarc Zyngier 327cc2d3216SMarc Zyngier static void its_encode_target(struct its_cmd_block *cmd, u64 target_addr) 328cc2d3216SMarc Zyngier { 3294d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], target_addr >> 16, 50, 16); 330cc2d3216SMarc Zyngier } 331cc2d3216SMarc Zyngier 332cc2d3216SMarc Zyngier static void its_encode_collection(struct its_cmd_block *cmd, u16 col) 333cc2d3216SMarc Zyngier { 3344d36f136SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], col, 15, 0); 335cc2d3216SMarc Zyngier } 336cc2d3216SMarc Zyngier 337d011e4e6SMarc Zyngier static void its_encode_vpeid(struct its_cmd_block *cmd, u16 vpeid) 338d011e4e6SMarc Zyngier { 339d011e4e6SMarc Zyngier its_mask_encode(&cmd->raw_cmd[1], vpeid, 47, 32); 340d011e4e6SMarc Zyngier } 341d011e4e6SMarc Zyngier 342d011e4e6SMarc Zyngier static void its_encode_virt_id(struct its_cmd_block *cmd, u32 virt_id) 343d011e4e6SMarc Zyngier { 344d011e4e6SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], virt_id, 31, 0); 345d011e4e6SMarc Zyngier } 346d011e4e6SMarc Zyngier 347d011e4e6SMarc Zyngier static void its_encode_db_phys_id(struct its_cmd_block *cmd, u32 db_phys_id) 348d011e4e6SMarc Zyngier { 349d011e4e6SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], db_phys_id, 63, 32); 350d011e4e6SMarc Zyngier } 351d011e4e6SMarc Zyngier 352d011e4e6SMarc Zyngier static void its_encode_db_valid(struct its_cmd_block *cmd, bool db_valid) 353d011e4e6SMarc Zyngier { 354d011e4e6SMarc Zyngier its_mask_encode(&cmd->raw_cmd[2], db_valid, 0, 0); 355d011e4e6SMarc Zyngier } 356d011e4e6SMarc Zyngier 3573171a47aSMarc Zyngier static void its_encode_seq_num(struct its_cmd_block *cmd, u16 seq_num) 3583171a47aSMarc Zyngier { 3593171a47aSMarc Zyngier its_mask_encode(&cmd->raw_cmd[0], seq_num, 47, 32); 3603171a47aSMarc Zyngier } 3613171a47aSMarc Zyngier 3623171a47aSMarc Zyngier static void its_encode_its_list(struct its_cmd_block *cmd, u16 its_list) 3633171a47aSMarc Zyngier { 3643171a47aSMarc Zyngier its_mask_encode(&cmd->raw_cmd[1], its_list, 15, 0); 3653171a47aSMarc Zyngier } 3663171a47aSMarc Zyngier 367eb78192bSMarc Zyngier static void its_encode_vpt_addr(struct its_cmd_block *cmd, u64 vpt_pa) 368eb78192bSMarc Zyngier { 369eb78192bSMarc Zyngier its_mask_encode(&cmd->raw_cmd[3], vpt_pa >> 16, 50, 16); 370eb78192bSMarc Zyngier } 371eb78192bSMarc Zyngier 372eb78192bSMarc Zyngier static void its_encode_vpt_size(struct its_cmd_block *cmd, u8 vpt_size) 373eb78192bSMarc Zyngier { 374eb78192bSMarc Zyngier its_mask_encode(&cmd->raw_cmd[3], vpt_size, 4, 0); 375eb78192bSMarc Zyngier } 376eb78192bSMarc Zyngier 377cc2d3216SMarc Zyngier static inline void its_fixup_cmd(struct its_cmd_block *cmd) 378cc2d3216SMarc Zyngier { 379cc2d3216SMarc Zyngier /* Let's fixup BE commands */ 380cc2d3216SMarc Zyngier cmd->raw_cmd[0] = cpu_to_le64(cmd->raw_cmd[0]); 381cc2d3216SMarc Zyngier cmd->raw_cmd[1] = cpu_to_le64(cmd->raw_cmd[1]); 382cc2d3216SMarc Zyngier cmd->raw_cmd[2] = cpu_to_le64(cmd->raw_cmd[2]); 383cc2d3216SMarc Zyngier cmd->raw_cmd[3] = cpu_to_le64(cmd->raw_cmd[3]); 384cc2d3216SMarc Zyngier } 385cc2d3216SMarc Zyngier 386*67047f90SMarc Zyngier static struct its_collection *its_build_mapd_cmd(struct its_node *its, 387*67047f90SMarc Zyngier struct its_cmd_block *cmd, 388cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 389cc2d3216SMarc Zyngier { 390cc2d3216SMarc Zyngier unsigned long itt_addr; 391c8481267SMarc Zyngier u8 size = ilog2(desc->its_mapd_cmd.dev->nr_ites); 392cc2d3216SMarc Zyngier 393cc2d3216SMarc Zyngier itt_addr = virt_to_phys(desc->its_mapd_cmd.dev->itt); 394cc2d3216SMarc Zyngier itt_addr = ALIGN(itt_addr, ITS_ITT_ALIGN); 395cc2d3216SMarc Zyngier 396cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_MAPD); 397cc2d3216SMarc Zyngier its_encode_devid(cmd, desc->its_mapd_cmd.dev->device_id); 398cc2d3216SMarc Zyngier its_encode_size(cmd, size - 1); 399cc2d3216SMarc Zyngier its_encode_itt(cmd, itt_addr); 400cc2d3216SMarc Zyngier its_encode_valid(cmd, desc->its_mapd_cmd.valid); 401cc2d3216SMarc Zyngier 402cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 403cc2d3216SMarc Zyngier 404591e5becSMarc Zyngier return NULL; 405cc2d3216SMarc Zyngier } 406cc2d3216SMarc Zyngier 407*67047f90SMarc Zyngier static struct its_collection *its_build_mapc_cmd(struct its_node *its, 408*67047f90SMarc Zyngier struct its_cmd_block *cmd, 409cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 410cc2d3216SMarc Zyngier { 411cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_MAPC); 412cc2d3216SMarc Zyngier its_encode_collection(cmd, desc->its_mapc_cmd.col->col_id); 413cc2d3216SMarc Zyngier its_encode_target(cmd, desc->its_mapc_cmd.col->target_address); 414cc2d3216SMarc Zyngier its_encode_valid(cmd, desc->its_mapc_cmd.valid); 415cc2d3216SMarc Zyngier 416cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 417cc2d3216SMarc Zyngier 418cc2d3216SMarc Zyngier return desc->its_mapc_cmd.col; 419cc2d3216SMarc Zyngier } 420cc2d3216SMarc Zyngier 421*67047f90SMarc Zyngier static struct its_collection *its_build_mapti_cmd(struct its_node *its, 422*67047f90SMarc Zyngier struct its_cmd_block *cmd, 423cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 424cc2d3216SMarc Zyngier { 425591e5becSMarc Zyngier struct its_collection *col; 426591e5becSMarc Zyngier 4276a25ad3aSMarc Zyngier col = dev_event_to_col(desc->its_mapti_cmd.dev, 4286a25ad3aSMarc Zyngier desc->its_mapti_cmd.event_id); 429591e5becSMarc Zyngier 4306a25ad3aSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_MAPTI); 4316a25ad3aSMarc Zyngier its_encode_devid(cmd, desc->its_mapti_cmd.dev->device_id); 4326a25ad3aSMarc Zyngier its_encode_event_id(cmd, desc->its_mapti_cmd.event_id); 4336a25ad3aSMarc Zyngier its_encode_phys_id(cmd, desc->its_mapti_cmd.phys_id); 434591e5becSMarc Zyngier its_encode_collection(cmd, col->col_id); 435cc2d3216SMarc Zyngier 436cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 437cc2d3216SMarc Zyngier 438591e5becSMarc Zyngier return col; 439cc2d3216SMarc Zyngier } 440cc2d3216SMarc Zyngier 441*67047f90SMarc Zyngier static struct its_collection *its_build_movi_cmd(struct its_node *its, 442*67047f90SMarc Zyngier struct its_cmd_block *cmd, 443cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 444cc2d3216SMarc Zyngier { 445591e5becSMarc Zyngier struct its_collection *col; 446591e5becSMarc Zyngier 447591e5becSMarc Zyngier col = dev_event_to_col(desc->its_movi_cmd.dev, 448591e5becSMarc Zyngier desc->its_movi_cmd.event_id); 449591e5becSMarc Zyngier 450cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_MOVI); 451cc2d3216SMarc Zyngier its_encode_devid(cmd, desc->its_movi_cmd.dev->device_id); 452591e5becSMarc Zyngier its_encode_event_id(cmd, desc->its_movi_cmd.event_id); 453cc2d3216SMarc Zyngier its_encode_collection(cmd, desc->its_movi_cmd.col->col_id); 454cc2d3216SMarc Zyngier 455cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 456cc2d3216SMarc Zyngier 457591e5becSMarc Zyngier return col; 458cc2d3216SMarc Zyngier } 459cc2d3216SMarc Zyngier 460*67047f90SMarc Zyngier static struct its_collection *its_build_discard_cmd(struct its_node *its, 461*67047f90SMarc Zyngier struct its_cmd_block *cmd, 462cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 463cc2d3216SMarc Zyngier { 464591e5becSMarc Zyngier struct its_collection *col; 465591e5becSMarc Zyngier 466591e5becSMarc Zyngier col = dev_event_to_col(desc->its_discard_cmd.dev, 467591e5becSMarc Zyngier desc->its_discard_cmd.event_id); 468591e5becSMarc Zyngier 469cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_DISCARD); 470cc2d3216SMarc Zyngier its_encode_devid(cmd, desc->its_discard_cmd.dev->device_id); 471cc2d3216SMarc Zyngier its_encode_event_id(cmd, desc->its_discard_cmd.event_id); 472cc2d3216SMarc Zyngier 473cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 474cc2d3216SMarc Zyngier 475591e5becSMarc Zyngier return col; 476cc2d3216SMarc Zyngier } 477cc2d3216SMarc Zyngier 478*67047f90SMarc Zyngier static struct its_collection *its_build_inv_cmd(struct its_node *its, 479*67047f90SMarc Zyngier struct its_cmd_block *cmd, 480cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 481cc2d3216SMarc Zyngier { 482591e5becSMarc Zyngier struct its_collection *col; 483591e5becSMarc Zyngier 484591e5becSMarc Zyngier col = dev_event_to_col(desc->its_inv_cmd.dev, 485591e5becSMarc Zyngier desc->its_inv_cmd.event_id); 486591e5becSMarc Zyngier 487cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_INV); 488cc2d3216SMarc Zyngier its_encode_devid(cmd, desc->its_inv_cmd.dev->device_id); 489cc2d3216SMarc Zyngier its_encode_event_id(cmd, desc->its_inv_cmd.event_id); 490cc2d3216SMarc Zyngier 491cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 492cc2d3216SMarc Zyngier 493591e5becSMarc Zyngier return col; 494cc2d3216SMarc Zyngier } 495cc2d3216SMarc Zyngier 496*67047f90SMarc Zyngier static struct its_collection *its_build_int_cmd(struct its_node *its, 497*67047f90SMarc Zyngier struct its_cmd_block *cmd, 4988d85dcedSMarc Zyngier struct its_cmd_desc *desc) 4998d85dcedSMarc Zyngier { 5008d85dcedSMarc Zyngier struct its_collection *col; 5018d85dcedSMarc Zyngier 5028d85dcedSMarc Zyngier col = dev_event_to_col(desc->its_int_cmd.dev, 5038d85dcedSMarc Zyngier desc->its_int_cmd.event_id); 5048d85dcedSMarc Zyngier 5058d85dcedSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_INT); 5068d85dcedSMarc Zyngier its_encode_devid(cmd, desc->its_int_cmd.dev->device_id); 5078d85dcedSMarc Zyngier its_encode_event_id(cmd, desc->its_int_cmd.event_id); 5088d85dcedSMarc Zyngier 5098d85dcedSMarc Zyngier its_fixup_cmd(cmd); 5108d85dcedSMarc Zyngier 5118d85dcedSMarc Zyngier return col; 5128d85dcedSMarc Zyngier } 5138d85dcedSMarc Zyngier 514*67047f90SMarc Zyngier static struct its_collection *its_build_clear_cmd(struct its_node *its, 515*67047f90SMarc Zyngier struct its_cmd_block *cmd, 5168d85dcedSMarc Zyngier struct its_cmd_desc *desc) 5178d85dcedSMarc Zyngier { 5188d85dcedSMarc Zyngier struct its_collection *col; 5198d85dcedSMarc Zyngier 5208d85dcedSMarc Zyngier col = dev_event_to_col(desc->its_clear_cmd.dev, 5218d85dcedSMarc Zyngier desc->its_clear_cmd.event_id); 5228d85dcedSMarc Zyngier 5238d85dcedSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_CLEAR); 5248d85dcedSMarc Zyngier its_encode_devid(cmd, desc->its_clear_cmd.dev->device_id); 5258d85dcedSMarc Zyngier its_encode_event_id(cmd, desc->its_clear_cmd.event_id); 5268d85dcedSMarc Zyngier 5278d85dcedSMarc Zyngier its_fixup_cmd(cmd); 5288d85dcedSMarc Zyngier 5298d85dcedSMarc Zyngier return col; 5308d85dcedSMarc Zyngier } 5318d85dcedSMarc Zyngier 532*67047f90SMarc Zyngier static struct its_collection *its_build_invall_cmd(struct its_node *its, 533*67047f90SMarc Zyngier struct its_cmd_block *cmd, 534cc2d3216SMarc Zyngier struct its_cmd_desc *desc) 535cc2d3216SMarc Zyngier { 536cc2d3216SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_INVALL); 537cc2d3216SMarc Zyngier its_encode_collection(cmd, desc->its_mapc_cmd.col->col_id); 538cc2d3216SMarc Zyngier 539cc2d3216SMarc Zyngier its_fixup_cmd(cmd); 540cc2d3216SMarc Zyngier 541cc2d3216SMarc Zyngier return NULL; 542cc2d3216SMarc Zyngier } 543cc2d3216SMarc Zyngier 544*67047f90SMarc Zyngier static struct its_vpe *its_build_vinvall_cmd(struct its_node *its, 545*67047f90SMarc Zyngier struct its_cmd_block *cmd, 546eb78192bSMarc Zyngier struct its_cmd_desc *desc) 547eb78192bSMarc Zyngier { 548eb78192bSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_VINVALL); 549eb78192bSMarc Zyngier its_encode_vpeid(cmd, desc->its_vinvall_cmd.vpe->vpe_id); 550eb78192bSMarc Zyngier 551eb78192bSMarc Zyngier its_fixup_cmd(cmd); 552eb78192bSMarc Zyngier 553eb78192bSMarc Zyngier return desc->its_vinvall_cmd.vpe; 554eb78192bSMarc Zyngier } 555eb78192bSMarc Zyngier 556*67047f90SMarc Zyngier static struct its_vpe *its_build_vmapp_cmd(struct its_node *its, 557*67047f90SMarc Zyngier struct its_cmd_block *cmd, 558eb78192bSMarc Zyngier struct its_cmd_desc *desc) 559eb78192bSMarc Zyngier { 560eb78192bSMarc Zyngier unsigned long vpt_addr; 561eb78192bSMarc Zyngier 562eb78192bSMarc Zyngier vpt_addr = virt_to_phys(page_address(desc->its_vmapp_cmd.vpe->vpt_page)); 563eb78192bSMarc Zyngier 564eb78192bSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_VMAPP); 565eb78192bSMarc Zyngier its_encode_vpeid(cmd, desc->its_vmapp_cmd.vpe->vpe_id); 566eb78192bSMarc Zyngier its_encode_valid(cmd, desc->its_vmapp_cmd.valid); 567eb78192bSMarc Zyngier its_encode_target(cmd, desc->its_vmapp_cmd.col->target_address); 568eb78192bSMarc Zyngier its_encode_vpt_addr(cmd, vpt_addr); 569eb78192bSMarc Zyngier its_encode_vpt_size(cmd, LPI_NRBITS - 1); 570eb78192bSMarc Zyngier 571eb78192bSMarc Zyngier its_fixup_cmd(cmd); 572eb78192bSMarc Zyngier 573eb78192bSMarc Zyngier return desc->its_vmapp_cmd.vpe; 574eb78192bSMarc Zyngier } 575eb78192bSMarc Zyngier 576*67047f90SMarc Zyngier static struct its_vpe *its_build_vmapti_cmd(struct its_node *its, 577*67047f90SMarc Zyngier struct its_cmd_block *cmd, 578d011e4e6SMarc Zyngier struct its_cmd_desc *desc) 579d011e4e6SMarc Zyngier { 580d011e4e6SMarc Zyngier u32 db; 581d011e4e6SMarc Zyngier 582d011e4e6SMarc Zyngier if (desc->its_vmapti_cmd.db_enabled) 583d011e4e6SMarc Zyngier db = desc->its_vmapti_cmd.vpe->vpe_db_lpi; 584d011e4e6SMarc Zyngier else 585d011e4e6SMarc Zyngier db = 1023; 586d011e4e6SMarc Zyngier 587d011e4e6SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_VMAPTI); 588d011e4e6SMarc Zyngier its_encode_devid(cmd, desc->its_vmapti_cmd.dev->device_id); 589d011e4e6SMarc Zyngier its_encode_vpeid(cmd, desc->its_vmapti_cmd.vpe->vpe_id); 590d011e4e6SMarc Zyngier its_encode_event_id(cmd, desc->its_vmapti_cmd.event_id); 591d011e4e6SMarc Zyngier its_encode_db_phys_id(cmd, db); 592d011e4e6SMarc Zyngier its_encode_virt_id(cmd, desc->its_vmapti_cmd.virt_id); 593d011e4e6SMarc Zyngier 594d011e4e6SMarc Zyngier its_fixup_cmd(cmd); 595d011e4e6SMarc Zyngier 596d011e4e6SMarc Zyngier return desc->its_vmapti_cmd.vpe; 597d011e4e6SMarc Zyngier } 598d011e4e6SMarc Zyngier 599*67047f90SMarc Zyngier static struct its_vpe *its_build_vmovi_cmd(struct its_node *its, 600*67047f90SMarc Zyngier struct its_cmd_block *cmd, 601d011e4e6SMarc Zyngier struct its_cmd_desc *desc) 602d011e4e6SMarc Zyngier { 603d011e4e6SMarc Zyngier u32 db; 604d011e4e6SMarc Zyngier 605d011e4e6SMarc Zyngier if (desc->its_vmovi_cmd.db_enabled) 606d011e4e6SMarc Zyngier db = desc->its_vmovi_cmd.vpe->vpe_db_lpi; 607d011e4e6SMarc Zyngier else 608d011e4e6SMarc Zyngier db = 1023; 609d011e4e6SMarc Zyngier 610d011e4e6SMarc Zyngier its_encode_cmd(cmd, GITS_CMD_VMOVI); 611d011e4e6SMarc Zyngier its_encode_devid(cmd, desc->its_vmovi_cmd.dev->device_id); 612d011e4e6SMarc Zyngier its_encode_vpeid(cmd, desc->its_vmovi_cmd.vpe->vpe_id); 613d011e4e6SMarc Zyngier its_encode_event_id(cmd, desc->its_vmovi_cmd.event_id); 614d011e4e6SMarc Zyngier its_encode_db_phys_id(cmd, db); 615d011e4e6SMarc Zyngier its_encode_db_valid(cmd, true); 616d011e4e6SMarc Zyngier 617d011e4e6SMarc Zyngier its_fixup_cmd(cmd); 618d011e4e6SMarc Zyngier 619d011e4e6SMarc Zyngier return desc->its_vmovi_cmd.vpe; 620d011e4e6SMarc Zyngier } 621d011e4e6SMarc Zyngier 622*67047f90SMarc Zyngier static struct its_vpe *its_build_vmovp_cmd(struct its_node *its, 623*67047f90SMarc Zyngier struct its_cmd_block *cmd, 6243171a47aSMarc Zyngier struct its_cmd_desc *desc) 6253171a47aSMarc Zyngier { 6263171a47aSMarc Zyngier its_encode_cmd(cmd, GITS_CMD_VMOVP); 6273171a47aSMarc Zyngier its_encode_seq_num(cmd, desc->its_vmovp_cmd.seq_num); 6283171a47aSMarc Zyngier its_encode_its_list(cmd, desc->its_vmovp_cmd.its_list); 6293171a47aSMarc Zyngier its_encode_vpeid(cmd, desc->its_vmovp_cmd.vpe->vpe_id); 6303171a47aSMarc Zyngier its_encode_target(cmd, desc->its_vmovp_cmd.col->target_address); 6313171a47aSMarc Zyngier 6323171a47aSMarc Zyngier its_fixup_cmd(cmd); 6333171a47aSMarc Zyngier 6343171a47aSMarc Zyngier return desc->its_vmovp_cmd.vpe; 6353171a47aSMarc Zyngier } 6363171a47aSMarc Zyngier 637cc2d3216SMarc Zyngier static u64 its_cmd_ptr_to_offset(struct its_node *its, 638cc2d3216SMarc Zyngier struct its_cmd_block *ptr) 639cc2d3216SMarc Zyngier { 640cc2d3216SMarc Zyngier return (ptr - its->cmd_base) * sizeof(*ptr); 641cc2d3216SMarc Zyngier } 642cc2d3216SMarc Zyngier 643cc2d3216SMarc Zyngier static int its_queue_full(struct its_node *its) 644cc2d3216SMarc Zyngier { 645cc2d3216SMarc Zyngier int widx; 646cc2d3216SMarc Zyngier int ridx; 647cc2d3216SMarc Zyngier 648cc2d3216SMarc Zyngier widx = its->cmd_write - its->cmd_base; 649cc2d3216SMarc Zyngier ridx = readl_relaxed(its->base + GITS_CREADR) / sizeof(struct its_cmd_block); 650cc2d3216SMarc Zyngier 651cc2d3216SMarc Zyngier /* This is incredibly unlikely to happen, unless the ITS locks up. */ 652cc2d3216SMarc Zyngier if (((widx + 1) % ITS_CMD_QUEUE_NR_ENTRIES) == ridx) 653cc2d3216SMarc Zyngier return 1; 654cc2d3216SMarc Zyngier 655cc2d3216SMarc Zyngier return 0; 656cc2d3216SMarc Zyngier } 657cc2d3216SMarc Zyngier 658cc2d3216SMarc Zyngier static struct its_cmd_block *its_allocate_entry(struct its_node *its) 659cc2d3216SMarc Zyngier { 660cc2d3216SMarc Zyngier struct its_cmd_block *cmd; 661cc2d3216SMarc Zyngier u32 count = 1000000; /* 1s! */ 662cc2d3216SMarc Zyngier 663cc2d3216SMarc Zyngier while (its_queue_full(its)) { 664cc2d3216SMarc Zyngier count--; 665cc2d3216SMarc Zyngier if (!count) { 666cc2d3216SMarc Zyngier pr_err_ratelimited("ITS queue not draining\n"); 667cc2d3216SMarc Zyngier return NULL; 668cc2d3216SMarc Zyngier } 669cc2d3216SMarc Zyngier cpu_relax(); 670cc2d3216SMarc Zyngier udelay(1); 671cc2d3216SMarc Zyngier } 672cc2d3216SMarc Zyngier 673cc2d3216SMarc Zyngier cmd = its->cmd_write++; 674cc2d3216SMarc Zyngier 675cc2d3216SMarc Zyngier /* Handle queue wrapping */ 676cc2d3216SMarc Zyngier if (its->cmd_write == (its->cmd_base + ITS_CMD_QUEUE_NR_ENTRIES)) 677cc2d3216SMarc Zyngier its->cmd_write = its->cmd_base; 678cc2d3216SMarc Zyngier 67934d677a9SMarc Zyngier /* Clear command */ 68034d677a9SMarc Zyngier cmd->raw_cmd[0] = 0; 68134d677a9SMarc Zyngier cmd->raw_cmd[1] = 0; 68234d677a9SMarc Zyngier cmd->raw_cmd[2] = 0; 68334d677a9SMarc Zyngier cmd->raw_cmd[3] = 0; 68434d677a9SMarc Zyngier 685cc2d3216SMarc Zyngier return cmd; 686cc2d3216SMarc Zyngier } 687cc2d3216SMarc Zyngier 688cc2d3216SMarc Zyngier static struct its_cmd_block *its_post_commands(struct its_node *its) 689cc2d3216SMarc Zyngier { 690cc2d3216SMarc Zyngier u64 wr = its_cmd_ptr_to_offset(its, its->cmd_write); 691cc2d3216SMarc Zyngier 692cc2d3216SMarc Zyngier writel_relaxed(wr, its->base + GITS_CWRITER); 693cc2d3216SMarc Zyngier 694cc2d3216SMarc Zyngier return its->cmd_write; 695cc2d3216SMarc Zyngier } 696cc2d3216SMarc Zyngier 697cc2d3216SMarc Zyngier static void its_flush_cmd(struct its_node *its, struct its_cmd_block *cmd) 698cc2d3216SMarc Zyngier { 699cc2d3216SMarc Zyngier /* 700cc2d3216SMarc Zyngier * Make sure the commands written to memory are observable by 701cc2d3216SMarc Zyngier * the ITS. 702cc2d3216SMarc Zyngier */ 703cc2d3216SMarc Zyngier if (its->flags & ITS_FLAGS_CMDQ_NEEDS_FLUSHING) 704328191c0SVladimir Murzin gic_flush_dcache_to_poc(cmd, sizeof(*cmd)); 705cc2d3216SMarc Zyngier else 706cc2d3216SMarc Zyngier dsb(ishst); 707cc2d3216SMarc Zyngier } 708cc2d3216SMarc Zyngier 709a19b462fSMarc Zyngier static int its_wait_for_range_completion(struct its_node *its, 710cc2d3216SMarc Zyngier struct its_cmd_block *from, 711cc2d3216SMarc Zyngier struct its_cmd_block *to) 712cc2d3216SMarc Zyngier { 713cc2d3216SMarc Zyngier u64 rd_idx, from_idx, to_idx; 714cc2d3216SMarc Zyngier u32 count = 1000000; /* 1s! */ 715cc2d3216SMarc Zyngier 716cc2d3216SMarc Zyngier from_idx = its_cmd_ptr_to_offset(its, from); 717cc2d3216SMarc Zyngier to_idx = its_cmd_ptr_to_offset(its, to); 718cc2d3216SMarc Zyngier 719cc2d3216SMarc Zyngier while (1) { 720cc2d3216SMarc Zyngier rd_idx = readl_relaxed(its->base + GITS_CREADR); 7219bdd8b1cSMarc Zyngier 7229bdd8b1cSMarc Zyngier /* Direct case */ 7239bdd8b1cSMarc Zyngier if (from_idx < to_idx && rd_idx >= to_idx) 7249bdd8b1cSMarc Zyngier break; 7259bdd8b1cSMarc Zyngier 7269bdd8b1cSMarc Zyngier /* Wrapped case */ 7279bdd8b1cSMarc Zyngier if (from_idx >= to_idx && rd_idx >= to_idx && rd_idx < from_idx) 728cc2d3216SMarc Zyngier break; 729cc2d3216SMarc Zyngier 730cc2d3216SMarc Zyngier count--; 731cc2d3216SMarc Zyngier if (!count) { 732a19b462fSMarc Zyngier pr_err_ratelimited("ITS queue timeout (%llu %llu %llu)\n", 733a19b462fSMarc Zyngier from_idx, to_idx, rd_idx); 734a19b462fSMarc Zyngier return -1; 735cc2d3216SMarc Zyngier } 736cc2d3216SMarc Zyngier cpu_relax(); 737cc2d3216SMarc Zyngier udelay(1); 738cc2d3216SMarc Zyngier } 739a19b462fSMarc Zyngier 740a19b462fSMarc Zyngier return 0; 741cc2d3216SMarc Zyngier } 742cc2d3216SMarc Zyngier 743e4f9094bSMarc Zyngier /* Warning, macro hell follows */ 744e4f9094bSMarc Zyngier #define BUILD_SINGLE_CMD_FUNC(name, buildtype, synctype, buildfn) \ 745e4f9094bSMarc Zyngier void name(struct its_node *its, \ 746e4f9094bSMarc Zyngier buildtype builder, \ 747e4f9094bSMarc Zyngier struct its_cmd_desc *desc) \ 748e4f9094bSMarc Zyngier { \ 749e4f9094bSMarc Zyngier struct its_cmd_block *cmd, *sync_cmd, *next_cmd; \ 750e4f9094bSMarc Zyngier synctype *sync_obj; \ 751e4f9094bSMarc Zyngier unsigned long flags; \ 752e4f9094bSMarc Zyngier \ 753e4f9094bSMarc Zyngier raw_spin_lock_irqsave(&its->lock, flags); \ 754e4f9094bSMarc Zyngier \ 755e4f9094bSMarc Zyngier cmd = its_allocate_entry(its); \ 756e4f9094bSMarc Zyngier if (!cmd) { /* We're soooooo screewed... */ \ 757e4f9094bSMarc Zyngier raw_spin_unlock_irqrestore(&its->lock, flags); \ 758e4f9094bSMarc Zyngier return; \ 759e4f9094bSMarc Zyngier } \ 760*67047f90SMarc Zyngier sync_obj = builder(its, cmd, desc); \ 761e4f9094bSMarc Zyngier its_flush_cmd(its, cmd); \ 762e4f9094bSMarc Zyngier \ 763e4f9094bSMarc Zyngier if (sync_obj) { \ 764e4f9094bSMarc Zyngier sync_cmd = its_allocate_entry(its); \ 765e4f9094bSMarc Zyngier if (!sync_cmd) \ 766e4f9094bSMarc Zyngier goto post; \ 767e4f9094bSMarc Zyngier \ 768*67047f90SMarc Zyngier buildfn(its, sync_cmd, sync_obj); \ 769e4f9094bSMarc Zyngier its_flush_cmd(its, sync_cmd); \ 770e4f9094bSMarc Zyngier } \ 771e4f9094bSMarc Zyngier \ 772e4f9094bSMarc Zyngier post: \ 773e4f9094bSMarc Zyngier next_cmd = its_post_commands(its); \ 774e4f9094bSMarc Zyngier raw_spin_unlock_irqrestore(&its->lock, flags); \ 775e4f9094bSMarc Zyngier \ 776a19b462fSMarc Zyngier if (its_wait_for_range_completion(its, cmd, next_cmd)) \ 777a19b462fSMarc Zyngier pr_err_ratelimited("ITS cmd %ps failed\n", builder); \ 778e4f9094bSMarc Zyngier } 779e4f9094bSMarc Zyngier 780*67047f90SMarc Zyngier static void its_build_sync_cmd(struct its_node *its, 781*67047f90SMarc Zyngier struct its_cmd_block *sync_cmd, 782e4f9094bSMarc Zyngier struct its_collection *sync_col) 783cc2d3216SMarc Zyngier { 784cc2d3216SMarc Zyngier its_encode_cmd(sync_cmd, GITS_CMD_SYNC); 785cc2d3216SMarc Zyngier its_encode_target(sync_cmd, sync_col->target_address); 786e4f9094bSMarc Zyngier 787cc2d3216SMarc Zyngier its_fixup_cmd(sync_cmd); 788cc2d3216SMarc Zyngier } 789cc2d3216SMarc Zyngier 790e4f9094bSMarc Zyngier static BUILD_SINGLE_CMD_FUNC(its_send_single_command, its_cmd_builder_t, 791e4f9094bSMarc Zyngier struct its_collection, its_build_sync_cmd) 792cc2d3216SMarc Zyngier 793*67047f90SMarc Zyngier static void its_build_vsync_cmd(struct its_node *its, 794*67047f90SMarc Zyngier struct its_cmd_block *sync_cmd, 795d011e4e6SMarc Zyngier struct its_vpe *sync_vpe) 796d011e4e6SMarc Zyngier { 797d011e4e6SMarc Zyngier its_encode_cmd(sync_cmd, GITS_CMD_VSYNC); 798d011e4e6SMarc Zyngier its_encode_vpeid(sync_cmd, sync_vpe->vpe_id); 799d011e4e6SMarc Zyngier 800d011e4e6SMarc Zyngier its_fixup_cmd(sync_cmd); 801d011e4e6SMarc Zyngier } 802d011e4e6SMarc Zyngier 803d011e4e6SMarc Zyngier static BUILD_SINGLE_CMD_FUNC(its_send_single_vcommand, its_cmd_vbuilder_t, 804d011e4e6SMarc Zyngier struct its_vpe, its_build_vsync_cmd) 805d011e4e6SMarc Zyngier 8068d85dcedSMarc Zyngier static void its_send_int(struct its_device *dev, u32 event_id) 8078d85dcedSMarc Zyngier { 8088d85dcedSMarc Zyngier struct its_cmd_desc desc; 8098d85dcedSMarc Zyngier 8108d85dcedSMarc Zyngier desc.its_int_cmd.dev = dev; 8118d85dcedSMarc Zyngier desc.its_int_cmd.event_id = event_id; 8128d85dcedSMarc Zyngier 8138d85dcedSMarc Zyngier its_send_single_command(dev->its, its_build_int_cmd, &desc); 8148d85dcedSMarc Zyngier } 8158d85dcedSMarc Zyngier 8168d85dcedSMarc Zyngier static void its_send_clear(struct its_device *dev, u32 event_id) 8178d85dcedSMarc Zyngier { 8188d85dcedSMarc Zyngier struct its_cmd_desc desc; 8198d85dcedSMarc Zyngier 8208d85dcedSMarc Zyngier desc.its_clear_cmd.dev = dev; 8218d85dcedSMarc Zyngier desc.its_clear_cmd.event_id = event_id; 8228d85dcedSMarc Zyngier 8238d85dcedSMarc Zyngier its_send_single_command(dev->its, its_build_clear_cmd, &desc); 824cc2d3216SMarc Zyngier } 825cc2d3216SMarc Zyngier 826cc2d3216SMarc Zyngier static void its_send_inv(struct its_device *dev, u32 event_id) 827cc2d3216SMarc Zyngier { 828cc2d3216SMarc Zyngier struct its_cmd_desc desc; 829cc2d3216SMarc Zyngier 830cc2d3216SMarc Zyngier desc.its_inv_cmd.dev = dev; 831cc2d3216SMarc Zyngier desc.its_inv_cmd.event_id = event_id; 832cc2d3216SMarc Zyngier 833cc2d3216SMarc Zyngier its_send_single_command(dev->its, its_build_inv_cmd, &desc); 834cc2d3216SMarc Zyngier } 835cc2d3216SMarc Zyngier 836cc2d3216SMarc Zyngier static void its_send_mapd(struct its_device *dev, int valid) 837cc2d3216SMarc Zyngier { 838cc2d3216SMarc Zyngier struct its_cmd_desc desc; 839cc2d3216SMarc Zyngier 840cc2d3216SMarc Zyngier desc.its_mapd_cmd.dev = dev; 841cc2d3216SMarc Zyngier desc.its_mapd_cmd.valid = !!valid; 842cc2d3216SMarc Zyngier 843cc2d3216SMarc Zyngier its_send_single_command(dev->its, its_build_mapd_cmd, &desc); 844cc2d3216SMarc Zyngier } 845cc2d3216SMarc Zyngier 846cc2d3216SMarc Zyngier static void its_send_mapc(struct its_node *its, struct its_collection *col, 847cc2d3216SMarc Zyngier int valid) 848cc2d3216SMarc Zyngier { 849cc2d3216SMarc Zyngier struct its_cmd_desc desc; 850cc2d3216SMarc Zyngier 851cc2d3216SMarc Zyngier desc.its_mapc_cmd.col = col; 852cc2d3216SMarc Zyngier desc.its_mapc_cmd.valid = !!valid; 853cc2d3216SMarc Zyngier 854cc2d3216SMarc Zyngier its_send_single_command(its, its_build_mapc_cmd, &desc); 855cc2d3216SMarc Zyngier } 856cc2d3216SMarc Zyngier 8576a25ad3aSMarc Zyngier static void its_send_mapti(struct its_device *dev, u32 irq_id, u32 id) 858cc2d3216SMarc Zyngier { 859cc2d3216SMarc Zyngier struct its_cmd_desc desc; 860cc2d3216SMarc Zyngier 8616a25ad3aSMarc Zyngier desc.its_mapti_cmd.dev = dev; 8626a25ad3aSMarc Zyngier desc.its_mapti_cmd.phys_id = irq_id; 8636a25ad3aSMarc Zyngier desc.its_mapti_cmd.event_id = id; 864cc2d3216SMarc Zyngier 8656a25ad3aSMarc Zyngier its_send_single_command(dev->its, its_build_mapti_cmd, &desc); 866cc2d3216SMarc Zyngier } 867cc2d3216SMarc Zyngier 868cc2d3216SMarc Zyngier static void its_send_movi(struct its_device *dev, 869cc2d3216SMarc Zyngier struct its_collection *col, u32 id) 870cc2d3216SMarc Zyngier { 871cc2d3216SMarc Zyngier struct its_cmd_desc desc; 872cc2d3216SMarc Zyngier 873cc2d3216SMarc Zyngier desc.its_movi_cmd.dev = dev; 874cc2d3216SMarc Zyngier desc.its_movi_cmd.col = col; 875591e5becSMarc Zyngier desc.its_movi_cmd.event_id = id; 876cc2d3216SMarc Zyngier 877cc2d3216SMarc Zyngier its_send_single_command(dev->its, its_build_movi_cmd, &desc); 878cc2d3216SMarc Zyngier } 879cc2d3216SMarc Zyngier 880cc2d3216SMarc Zyngier static void its_send_discard(struct its_device *dev, u32 id) 881cc2d3216SMarc Zyngier { 882cc2d3216SMarc Zyngier struct its_cmd_desc desc; 883cc2d3216SMarc Zyngier 884cc2d3216SMarc Zyngier desc.its_discard_cmd.dev = dev; 885cc2d3216SMarc Zyngier desc.its_discard_cmd.event_id = id; 886cc2d3216SMarc Zyngier 887cc2d3216SMarc Zyngier its_send_single_command(dev->its, its_build_discard_cmd, &desc); 888cc2d3216SMarc Zyngier } 889cc2d3216SMarc Zyngier 890cc2d3216SMarc Zyngier static void its_send_invall(struct its_node *its, struct its_collection *col) 891cc2d3216SMarc Zyngier { 892cc2d3216SMarc Zyngier struct its_cmd_desc desc; 893cc2d3216SMarc Zyngier 894cc2d3216SMarc Zyngier desc.its_invall_cmd.col = col; 895cc2d3216SMarc Zyngier 896cc2d3216SMarc Zyngier its_send_single_command(its, its_build_invall_cmd, &desc); 897cc2d3216SMarc Zyngier } 898c48ed51cSMarc Zyngier 899d011e4e6SMarc Zyngier static void its_send_vmapti(struct its_device *dev, u32 id) 900d011e4e6SMarc Zyngier { 901d011e4e6SMarc Zyngier struct its_vlpi_map *map = &dev->event_map.vlpi_maps[id]; 902d011e4e6SMarc Zyngier struct its_cmd_desc desc; 903d011e4e6SMarc Zyngier 904d011e4e6SMarc Zyngier desc.its_vmapti_cmd.vpe = map->vpe; 905d011e4e6SMarc Zyngier desc.its_vmapti_cmd.dev = dev; 906d011e4e6SMarc Zyngier desc.its_vmapti_cmd.virt_id = map->vintid; 907d011e4e6SMarc Zyngier desc.its_vmapti_cmd.event_id = id; 908d011e4e6SMarc Zyngier desc.its_vmapti_cmd.db_enabled = map->db_enabled; 909d011e4e6SMarc Zyngier 910d011e4e6SMarc Zyngier its_send_single_vcommand(dev->its, its_build_vmapti_cmd, &desc); 911d011e4e6SMarc Zyngier } 912d011e4e6SMarc Zyngier 913d011e4e6SMarc Zyngier static void its_send_vmovi(struct its_device *dev, u32 id) 914d011e4e6SMarc Zyngier { 915d011e4e6SMarc Zyngier struct its_vlpi_map *map = &dev->event_map.vlpi_maps[id]; 916d011e4e6SMarc Zyngier struct its_cmd_desc desc; 917d011e4e6SMarc Zyngier 918d011e4e6SMarc Zyngier desc.its_vmovi_cmd.vpe = map->vpe; 919d011e4e6SMarc Zyngier desc.its_vmovi_cmd.dev = dev; 920d011e4e6SMarc Zyngier desc.its_vmovi_cmd.event_id = id; 921d011e4e6SMarc Zyngier desc.its_vmovi_cmd.db_enabled = map->db_enabled; 922d011e4e6SMarc Zyngier 923d011e4e6SMarc Zyngier its_send_single_vcommand(dev->its, its_build_vmovi_cmd, &desc); 924d011e4e6SMarc Zyngier } 925d011e4e6SMarc Zyngier 926eb78192bSMarc Zyngier static void its_send_vmapp(struct its_vpe *vpe, bool valid) 927eb78192bSMarc Zyngier { 928eb78192bSMarc Zyngier struct its_cmd_desc desc; 929eb78192bSMarc Zyngier struct its_node *its; 930eb78192bSMarc Zyngier 931eb78192bSMarc Zyngier desc.its_vmapp_cmd.vpe = vpe; 932eb78192bSMarc Zyngier desc.its_vmapp_cmd.valid = valid; 933eb78192bSMarc Zyngier 934eb78192bSMarc Zyngier list_for_each_entry(its, &its_nodes, entry) { 935eb78192bSMarc Zyngier if (!its->is_v4) 936eb78192bSMarc Zyngier continue; 937eb78192bSMarc Zyngier 938eb78192bSMarc Zyngier desc.its_vmapp_cmd.col = &its->collections[vpe->col_idx]; 939eb78192bSMarc Zyngier its_send_single_vcommand(its, its_build_vmapp_cmd, &desc); 940eb78192bSMarc Zyngier } 941eb78192bSMarc Zyngier } 942eb78192bSMarc Zyngier 9433171a47aSMarc Zyngier static void its_send_vmovp(struct its_vpe *vpe) 9443171a47aSMarc Zyngier { 9453171a47aSMarc Zyngier struct its_cmd_desc desc; 9463171a47aSMarc Zyngier struct its_node *its; 9473171a47aSMarc Zyngier unsigned long flags; 9483171a47aSMarc Zyngier int col_id = vpe->col_idx; 9493171a47aSMarc Zyngier 9503171a47aSMarc Zyngier desc.its_vmovp_cmd.vpe = vpe; 9513171a47aSMarc Zyngier desc.its_vmovp_cmd.its_list = (u16)its_list_map; 9523171a47aSMarc Zyngier 9533171a47aSMarc Zyngier if (!its_list_map) { 9543171a47aSMarc Zyngier its = list_first_entry(&its_nodes, struct its_node, entry); 9553171a47aSMarc Zyngier desc.its_vmovp_cmd.seq_num = 0; 9563171a47aSMarc Zyngier desc.its_vmovp_cmd.col = &its->collections[col_id]; 9573171a47aSMarc Zyngier its_send_single_vcommand(its, its_build_vmovp_cmd, &desc); 9583171a47aSMarc Zyngier return; 9593171a47aSMarc Zyngier } 9603171a47aSMarc Zyngier 9613171a47aSMarc Zyngier /* 9623171a47aSMarc Zyngier * Yet another marvel of the architecture. If using the 9633171a47aSMarc Zyngier * its_list "feature", we need to make sure that all ITSs 9643171a47aSMarc Zyngier * receive all VMOVP commands in the same order. The only way 9653171a47aSMarc Zyngier * to guarantee this is to make vmovp a serialization point. 9663171a47aSMarc Zyngier * 9673171a47aSMarc Zyngier * Wall <-- Head. 9683171a47aSMarc Zyngier */ 9693171a47aSMarc Zyngier raw_spin_lock_irqsave(&vmovp_lock, flags); 9703171a47aSMarc Zyngier 9713171a47aSMarc Zyngier desc.its_vmovp_cmd.seq_num = vmovp_seq_num++; 9723171a47aSMarc Zyngier 9733171a47aSMarc Zyngier /* Emit VMOVPs */ 9743171a47aSMarc Zyngier list_for_each_entry(its, &its_nodes, entry) { 9753171a47aSMarc Zyngier if (!its->is_v4) 9763171a47aSMarc Zyngier continue; 9773171a47aSMarc Zyngier 9783171a47aSMarc Zyngier desc.its_vmovp_cmd.col = &its->collections[col_id]; 9793171a47aSMarc Zyngier its_send_single_vcommand(its, its_build_vmovp_cmd, &desc); 9803171a47aSMarc Zyngier } 9813171a47aSMarc Zyngier 9823171a47aSMarc Zyngier raw_spin_unlock_irqrestore(&vmovp_lock, flags); 9833171a47aSMarc Zyngier } 9843171a47aSMarc Zyngier 985eb78192bSMarc Zyngier static void its_send_vinvall(struct its_vpe *vpe) 986eb78192bSMarc Zyngier { 987eb78192bSMarc Zyngier struct its_cmd_desc desc; 988eb78192bSMarc Zyngier struct its_node *its; 989eb78192bSMarc Zyngier 990eb78192bSMarc Zyngier desc.its_vinvall_cmd.vpe = vpe; 991eb78192bSMarc Zyngier 992eb78192bSMarc Zyngier list_for_each_entry(its, &its_nodes, entry) { 993eb78192bSMarc Zyngier if (!its->is_v4) 994eb78192bSMarc Zyngier continue; 995eb78192bSMarc Zyngier its_send_single_vcommand(its, its_build_vinvall_cmd, &desc); 996eb78192bSMarc Zyngier } 997eb78192bSMarc Zyngier } 998eb78192bSMarc Zyngier 999c48ed51cSMarc Zyngier /* 1000c48ed51cSMarc Zyngier * irqchip functions - assumes MSI, mostly. 1001c48ed51cSMarc Zyngier */ 1002c48ed51cSMarc Zyngier 1003c48ed51cSMarc Zyngier static inline u32 its_get_event_id(struct irq_data *d) 1004c48ed51cSMarc Zyngier { 1005c48ed51cSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1006591e5becSMarc Zyngier return d->hwirq - its_dev->event_map.lpi_base; 1007c48ed51cSMarc Zyngier } 1008c48ed51cSMarc Zyngier 1009015ec038SMarc Zyngier static void lpi_write_config(struct irq_data *d, u8 clr, u8 set) 1010c48ed51cSMarc Zyngier { 1011015ec038SMarc Zyngier irq_hw_number_t hwirq; 1012adcdb94eSMarc Zyngier struct page *prop_page; 1013adcdb94eSMarc Zyngier u8 *cfg; 1014c48ed51cSMarc Zyngier 1015015ec038SMarc Zyngier if (irqd_is_forwarded_to_vcpu(d)) { 1016015ec038SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1017015ec038SMarc Zyngier u32 event = its_get_event_id(d); 1018015ec038SMarc Zyngier 1019015ec038SMarc Zyngier prop_page = its_dev->event_map.vm->vprop_page; 1020015ec038SMarc Zyngier hwirq = its_dev->event_map.vlpi_maps[event].vintid; 1021015ec038SMarc Zyngier } else { 1022adcdb94eSMarc Zyngier prop_page = gic_rdists->prop_page; 1023015ec038SMarc Zyngier hwirq = d->hwirq; 1024015ec038SMarc Zyngier } 1025adcdb94eSMarc Zyngier 1026adcdb94eSMarc Zyngier cfg = page_address(prop_page) + hwirq - 8192; 1027adcdb94eSMarc Zyngier *cfg &= ~clr; 1028015ec038SMarc Zyngier *cfg |= set | LPI_PROP_GROUP1; 1029c48ed51cSMarc Zyngier 1030c48ed51cSMarc Zyngier /* 1031c48ed51cSMarc Zyngier * Make the above write visible to the redistributors. 1032c48ed51cSMarc Zyngier * And yes, we're flushing exactly: One. Single. Byte. 1033c48ed51cSMarc Zyngier * Humpf... 1034c48ed51cSMarc Zyngier */ 1035c48ed51cSMarc Zyngier if (gic_rdists->flags & RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING) 1036328191c0SVladimir Murzin gic_flush_dcache_to_poc(cfg, sizeof(*cfg)); 1037c48ed51cSMarc Zyngier else 1038c48ed51cSMarc Zyngier dsb(ishst); 1039015ec038SMarc Zyngier } 1040015ec038SMarc Zyngier 1041015ec038SMarc Zyngier static void lpi_update_config(struct irq_data *d, u8 clr, u8 set) 1042015ec038SMarc Zyngier { 1043015ec038SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1044015ec038SMarc Zyngier 1045015ec038SMarc Zyngier lpi_write_config(d, clr, set); 1046adcdb94eSMarc Zyngier its_send_inv(its_dev, its_get_event_id(d)); 1047c48ed51cSMarc Zyngier } 1048c48ed51cSMarc Zyngier 1049015ec038SMarc Zyngier static void its_vlpi_set_doorbell(struct irq_data *d, bool enable) 1050015ec038SMarc Zyngier { 1051015ec038SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1052015ec038SMarc Zyngier u32 event = its_get_event_id(d); 1053015ec038SMarc Zyngier 1054015ec038SMarc Zyngier if (its_dev->event_map.vlpi_maps[event].db_enabled == enable) 1055015ec038SMarc Zyngier return; 1056015ec038SMarc Zyngier 1057015ec038SMarc Zyngier its_dev->event_map.vlpi_maps[event].db_enabled = enable; 1058015ec038SMarc Zyngier 1059015ec038SMarc Zyngier /* 1060015ec038SMarc Zyngier * More fun with the architecture: 1061015ec038SMarc Zyngier * 1062015ec038SMarc Zyngier * Ideally, we'd issue a VMAPTI to set the doorbell to its LPI 1063015ec038SMarc Zyngier * value or to 1023, depending on the enable bit. But that 1064015ec038SMarc Zyngier * would be issueing a mapping for an /existing/ DevID+EventID 1065015ec038SMarc Zyngier * pair, which is UNPREDICTABLE. Instead, let's issue a VMOVI 1066015ec038SMarc Zyngier * to the /same/ vPE, using this opportunity to adjust the 1067015ec038SMarc Zyngier * doorbell. Mouahahahaha. We loves it, Precious. 1068015ec038SMarc Zyngier */ 1069015ec038SMarc Zyngier its_send_vmovi(its_dev, event); 1070c48ed51cSMarc Zyngier } 1071c48ed51cSMarc Zyngier 1072c48ed51cSMarc Zyngier static void its_mask_irq(struct irq_data *d) 1073c48ed51cSMarc Zyngier { 1074015ec038SMarc Zyngier if (irqd_is_forwarded_to_vcpu(d)) 1075015ec038SMarc Zyngier its_vlpi_set_doorbell(d, false); 1076015ec038SMarc Zyngier 1077adcdb94eSMarc Zyngier lpi_update_config(d, LPI_PROP_ENABLED, 0); 1078c48ed51cSMarc Zyngier } 1079c48ed51cSMarc Zyngier 1080c48ed51cSMarc Zyngier static void its_unmask_irq(struct irq_data *d) 1081c48ed51cSMarc Zyngier { 1082015ec038SMarc Zyngier if (irqd_is_forwarded_to_vcpu(d)) 1083015ec038SMarc Zyngier its_vlpi_set_doorbell(d, true); 1084015ec038SMarc Zyngier 1085adcdb94eSMarc Zyngier lpi_update_config(d, 0, LPI_PROP_ENABLED); 1086c48ed51cSMarc Zyngier } 1087c48ed51cSMarc Zyngier 1088c48ed51cSMarc Zyngier static int its_set_affinity(struct irq_data *d, const struct cpumask *mask_val, 1089c48ed51cSMarc Zyngier bool force) 1090c48ed51cSMarc Zyngier { 1091fbf8f40eSGanapatrao Kulkarni unsigned int cpu; 1092fbf8f40eSGanapatrao Kulkarni const struct cpumask *cpu_mask = cpu_online_mask; 1093c48ed51cSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1094c48ed51cSMarc Zyngier struct its_collection *target_col; 1095c48ed51cSMarc Zyngier u32 id = its_get_event_id(d); 1096c48ed51cSMarc Zyngier 1097015ec038SMarc Zyngier /* A forwarded interrupt should use irq_set_vcpu_affinity */ 1098015ec038SMarc Zyngier if (irqd_is_forwarded_to_vcpu(d)) 1099015ec038SMarc Zyngier return -EINVAL; 1100015ec038SMarc Zyngier 1101fbf8f40eSGanapatrao Kulkarni /* lpi cannot be routed to a redistributor that is on a foreign node */ 1102fbf8f40eSGanapatrao Kulkarni if (its_dev->its->flags & ITS_FLAGS_WORKAROUND_CAVIUM_23144) { 1103fbf8f40eSGanapatrao Kulkarni if (its_dev->its->numa_node >= 0) { 1104fbf8f40eSGanapatrao Kulkarni cpu_mask = cpumask_of_node(its_dev->its->numa_node); 1105fbf8f40eSGanapatrao Kulkarni if (!cpumask_intersects(mask_val, cpu_mask)) 1106fbf8f40eSGanapatrao Kulkarni return -EINVAL; 1107fbf8f40eSGanapatrao Kulkarni } 1108fbf8f40eSGanapatrao Kulkarni } 1109fbf8f40eSGanapatrao Kulkarni 1110fbf8f40eSGanapatrao Kulkarni cpu = cpumask_any_and(mask_val, cpu_mask); 1111fbf8f40eSGanapatrao Kulkarni 1112c48ed51cSMarc Zyngier if (cpu >= nr_cpu_ids) 1113c48ed51cSMarc Zyngier return -EINVAL; 1114c48ed51cSMarc Zyngier 11158b8d94a7SMaJun /* don't set the affinity when the target cpu is same as current one */ 11168b8d94a7SMaJun if (cpu != its_dev->event_map.col_map[id]) { 1117c48ed51cSMarc Zyngier target_col = &its_dev->its->collections[cpu]; 1118c48ed51cSMarc Zyngier its_send_movi(its_dev, target_col, id); 1119591e5becSMarc Zyngier its_dev->event_map.col_map[id] = cpu; 11200d224d35SMarc Zyngier irq_data_update_effective_affinity(d, cpumask_of(cpu)); 11218b8d94a7SMaJun } 1122c48ed51cSMarc Zyngier 1123c48ed51cSMarc Zyngier return IRQ_SET_MASK_OK_DONE; 1124c48ed51cSMarc Zyngier } 1125c48ed51cSMarc Zyngier 1126558b0165SArd Biesheuvel static u64 its_irq_get_msi_base(struct its_device *its_dev) 1127558b0165SArd Biesheuvel { 1128558b0165SArd Biesheuvel struct its_node *its = its_dev->its; 1129558b0165SArd Biesheuvel 1130558b0165SArd Biesheuvel return its->phys_base + GITS_TRANSLATER; 1131558b0165SArd Biesheuvel } 1132558b0165SArd Biesheuvel 1133b48ac83dSMarc Zyngier static void its_irq_compose_msi_msg(struct irq_data *d, struct msi_msg *msg) 1134b48ac83dSMarc Zyngier { 1135b48ac83dSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1136b48ac83dSMarc Zyngier struct its_node *its; 1137b48ac83dSMarc Zyngier u64 addr; 1138b48ac83dSMarc Zyngier 1139b48ac83dSMarc Zyngier its = its_dev->its; 1140558b0165SArd Biesheuvel addr = its->get_msi_base(its_dev); 1141b48ac83dSMarc Zyngier 1142b11283ebSVladimir Murzin msg->address_lo = lower_32_bits(addr); 1143b11283ebSVladimir Murzin msg->address_hi = upper_32_bits(addr); 1144b48ac83dSMarc Zyngier msg->data = its_get_event_id(d); 114544bb7e24SRobin Murphy 114644bb7e24SRobin Murphy iommu_dma_map_msi_msg(d->irq, msg); 1147b48ac83dSMarc Zyngier } 1148b48ac83dSMarc Zyngier 11498d85dcedSMarc Zyngier static int its_irq_set_irqchip_state(struct irq_data *d, 11508d85dcedSMarc Zyngier enum irqchip_irq_state which, 11518d85dcedSMarc Zyngier bool state) 11528d85dcedSMarc Zyngier { 11538d85dcedSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 11548d85dcedSMarc Zyngier u32 event = its_get_event_id(d); 11558d85dcedSMarc Zyngier 11568d85dcedSMarc Zyngier if (which != IRQCHIP_STATE_PENDING) 11578d85dcedSMarc Zyngier return -EINVAL; 11588d85dcedSMarc Zyngier 11598d85dcedSMarc Zyngier if (state) 11608d85dcedSMarc Zyngier its_send_int(its_dev, event); 11618d85dcedSMarc Zyngier else 11628d85dcedSMarc Zyngier its_send_clear(its_dev, event); 11638d85dcedSMarc Zyngier 11648d85dcedSMarc Zyngier return 0; 11658d85dcedSMarc Zyngier } 11668d85dcedSMarc Zyngier 1167d011e4e6SMarc Zyngier static int its_vlpi_map(struct irq_data *d, struct its_cmd_info *info) 1168d011e4e6SMarc Zyngier { 1169d011e4e6SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1170d011e4e6SMarc Zyngier u32 event = its_get_event_id(d); 1171d011e4e6SMarc Zyngier int ret = 0; 1172d011e4e6SMarc Zyngier 1173d011e4e6SMarc Zyngier if (!info->map) 1174d011e4e6SMarc Zyngier return -EINVAL; 1175d011e4e6SMarc Zyngier 1176d011e4e6SMarc Zyngier mutex_lock(&its_dev->event_map.vlpi_lock); 1177d011e4e6SMarc Zyngier 1178d011e4e6SMarc Zyngier if (!its_dev->event_map.vm) { 1179d011e4e6SMarc Zyngier struct its_vlpi_map *maps; 1180d011e4e6SMarc Zyngier 1181d011e4e6SMarc Zyngier maps = kzalloc(sizeof(*maps) * its_dev->event_map.nr_lpis, 1182d011e4e6SMarc Zyngier GFP_KERNEL); 1183d011e4e6SMarc Zyngier if (!maps) { 1184d011e4e6SMarc Zyngier ret = -ENOMEM; 1185d011e4e6SMarc Zyngier goto out; 1186d011e4e6SMarc Zyngier } 1187d011e4e6SMarc Zyngier 1188d011e4e6SMarc Zyngier its_dev->event_map.vm = info->map->vm; 1189d011e4e6SMarc Zyngier its_dev->event_map.vlpi_maps = maps; 1190d011e4e6SMarc Zyngier } else if (its_dev->event_map.vm != info->map->vm) { 1191d011e4e6SMarc Zyngier ret = -EINVAL; 1192d011e4e6SMarc Zyngier goto out; 1193d011e4e6SMarc Zyngier } 1194d011e4e6SMarc Zyngier 1195d011e4e6SMarc Zyngier /* Get our private copy of the mapping information */ 1196d011e4e6SMarc Zyngier its_dev->event_map.vlpi_maps[event] = *info->map; 1197d011e4e6SMarc Zyngier 1198d011e4e6SMarc Zyngier if (irqd_is_forwarded_to_vcpu(d)) { 1199d011e4e6SMarc Zyngier /* Already mapped, move it around */ 1200d011e4e6SMarc Zyngier its_send_vmovi(its_dev, event); 1201d011e4e6SMarc Zyngier } else { 1202d011e4e6SMarc Zyngier /* Drop the physical mapping */ 1203d011e4e6SMarc Zyngier its_send_discard(its_dev, event); 1204d011e4e6SMarc Zyngier 1205d011e4e6SMarc Zyngier /* and install the virtual one */ 1206d011e4e6SMarc Zyngier its_send_vmapti(its_dev, event); 1207d011e4e6SMarc Zyngier irqd_set_forwarded_to_vcpu(d); 1208d011e4e6SMarc Zyngier 1209d011e4e6SMarc Zyngier /* Increment the number of VLPIs */ 1210d011e4e6SMarc Zyngier its_dev->event_map.nr_vlpis++; 1211d011e4e6SMarc Zyngier } 1212d011e4e6SMarc Zyngier 1213d011e4e6SMarc Zyngier out: 1214d011e4e6SMarc Zyngier mutex_unlock(&its_dev->event_map.vlpi_lock); 1215d011e4e6SMarc Zyngier return ret; 1216d011e4e6SMarc Zyngier } 1217d011e4e6SMarc Zyngier 1218d011e4e6SMarc Zyngier static int its_vlpi_get(struct irq_data *d, struct its_cmd_info *info) 1219d011e4e6SMarc Zyngier { 1220d011e4e6SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1221d011e4e6SMarc Zyngier u32 event = its_get_event_id(d); 1222d011e4e6SMarc Zyngier int ret = 0; 1223d011e4e6SMarc Zyngier 1224d011e4e6SMarc Zyngier mutex_lock(&its_dev->event_map.vlpi_lock); 1225d011e4e6SMarc Zyngier 1226d011e4e6SMarc Zyngier if (!its_dev->event_map.vm || 1227d011e4e6SMarc Zyngier !its_dev->event_map.vlpi_maps[event].vm) { 1228d011e4e6SMarc Zyngier ret = -EINVAL; 1229d011e4e6SMarc Zyngier goto out; 1230d011e4e6SMarc Zyngier } 1231d011e4e6SMarc Zyngier 1232d011e4e6SMarc Zyngier /* Copy our mapping information to the incoming request */ 1233d011e4e6SMarc Zyngier *info->map = its_dev->event_map.vlpi_maps[event]; 1234d011e4e6SMarc Zyngier 1235d011e4e6SMarc Zyngier out: 1236d011e4e6SMarc Zyngier mutex_unlock(&its_dev->event_map.vlpi_lock); 1237d011e4e6SMarc Zyngier return ret; 1238d011e4e6SMarc Zyngier } 1239d011e4e6SMarc Zyngier 1240d011e4e6SMarc Zyngier static int its_vlpi_unmap(struct irq_data *d) 1241d011e4e6SMarc Zyngier { 1242d011e4e6SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1243d011e4e6SMarc Zyngier u32 event = its_get_event_id(d); 1244d011e4e6SMarc Zyngier int ret = 0; 1245d011e4e6SMarc Zyngier 1246d011e4e6SMarc Zyngier mutex_lock(&its_dev->event_map.vlpi_lock); 1247d011e4e6SMarc Zyngier 1248d011e4e6SMarc Zyngier if (!its_dev->event_map.vm || !irqd_is_forwarded_to_vcpu(d)) { 1249d011e4e6SMarc Zyngier ret = -EINVAL; 1250d011e4e6SMarc Zyngier goto out; 1251d011e4e6SMarc Zyngier } 1252d011e4e6SMarc Zyngier 1253d011e4e6SMarc Zyngier /* Drop the virtual mapping */ 1254d011e4e6SMarc Zyngier its_send_discard(its_dev, event); 1255d011e4e6SMarc Zyngier 1256d011e4e6SMarc Zyngier /* and restore the physical one */ 1257d011e4e6SMarc Zyngier irqd_clr_forwarded_to_vcpu(d); 1258d011e4e6SMarc Zyngier its_send_mapti(its_dev, d->hwirq, event); 1259d011e4e6SMarc Zyngier lpi_update_config(d, 0xff, (LPI_PROP_DEFAULT_PRIO | 1260d011e4e6SMarc Zyngier LPI_PROP_ENABLED | 1261d011e4e6SMarc Zyngier LPI_PROP_GROUP1)); 1262d011e4e6SMarc Zyngier 1263d011e4e6SMarc Zyngier /* 1264d011e4e6SMarc Zyngier * Drop the refcount and make the device available again if 1265d011e4e6SMarc Zyngier * this was the last VLPI. 1266d011e4e6SMarc Zyngier */ 1267d011e4e6SMarc Zyngier if (!--its_dev->event_map.nr_vlpis) { 1268d011e4e6SMarc Zyngier its_dev->event_map.vm = NULL; 1269d011e4e6SMarc Zyngier kfree(its_dev->event_map.vlpi_maps); 1270d011e4e6SMarc Zyngier } 1271d011e4e6SMarc Zyngier 1272d011e4e6SMarc Zyngier out: 1273d011e4e6SMarc Zyngier mutex_unlock(&its_dev->event_map.vlpi_lock); 1274d011e4e6SMarc Zyngier return ret; 1275d011e4e6SMarc Zyngier } 1276d011e4e6SMarc Zyngier 1277015ec038SMarc Zyngier static int its_vlpi_prop_update(struct irq_data *d, struct its_cmd_info *info) 1278015ec038SMarc Zyngier { 1279015ec038SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1280015ec038SMarc Zyngier 1281015ec038SMarc Zyngier if (!its_dev->event_map.vm || !irqd_is_forwarded_to_vcpu(d)) 1282015ec038SMarc Zyngier return -EINVAL; 1283015ec038SMarc Zyngier 1284015ec038SMarc Zyngier if (info->cmd_type == PROP_UPDATE_AND_INV_VLPI) 1285015ec038SMarc Zyngier lpi_update_config(d, 0xff, info->config); 1286015ec038SMarc Zyngier else 1287015ec038SMarc Zyngier lpi_write_config(d, 0xff, info->config); 1288015ec038SMarc Zyngier its_vlpi_set_doorbell(d, !!(info->config & LPI_PROP_ENABLED)); 1289015ec038SMarc Zyngier 1290015ec038SMarc Zyngier return 0; 1291015ec038SMarc Zyngier } 1292015ec038SMarc Zyngier 1293c808eea8SMarc Zyngier static int its_irq_set_vcpu_affinity(struct irq_data *d, void *vcpu_info) 1294c808eea8SMarc Zyngier { 1295c808eea8SMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 1296c808eea8SMarc Zyngier struct its_cmd_info *info = vcpu_info; 1297c808eea8SMarc Zyngier 1298c808eea8SMarc Zyngier /* Need a v4 ITS */ 1299d011e4e6SMarc Zyngier if (!its_dev->its->is_v4) 1300c808eea8SMarc Zyngier return -EINVAL; 1301c808eea8SMarc Zyngier 1302d011e4e6SMarc Zyngier /* Unmap request? */ 1303d011e4e6SMarc Zyngier if (!info) 1304d011e4e6SMarc Zyngier return its_vlpi_unmap(d); 1305d011e4e6SMarc Zyngier 1306c808eea8SMarc Zyngier switch (info->cmd_type) { 1307c808eea8SMarc Zyngier case MAP_VLPI: 1308d011e4e6SMarc Zyngier return its_vlpi_map(d, info); 1309c808eea8SMarc Zyngier 1310c808eea8SMarc Zyngier case GET_VLPI: 1311d011e4e6SMarc Zyngier return its_vlpi_get(d, info); 1312c808eea8SMarc Zyngier 1313c808eea8SMarc Zyngier case PROP_UPDATE_VLPI: 1314c808eea8SMarc Zyngier case PROP_UPDATE_AND_INV_VLPI: 1315015ec038SMarc Zyngier return its_vlpi_prop_update(d, info); 1316c808eea8SMarc Zyngier 1317c808eea8SMarc Zyngier default: 1318c808eea8SMarc Zyngier return -EINVAL; 1319c808eea8SMarc Zyngier } 1320c808eea8SMarc Zyngier } 1321c808eea8SMarc Zyngier 1322c48ed51cSMarc Zyngier static struct irq_chip its_irq_chip = { 1323c48ed51cSMarc Zyngier .name = "ITS", 1324c48ed51cSMarc Zyngier .irq_mask = its_mask_irq, 1325c48ed51cSMarc Zyngier .irq_unmask = its_unmask_irq, 1326004fa08dSAshok Kumar .irq_eoi = irq_chip_eoi_parent, 1327c48ed51cSMarc Zyngier .irq_set_affinity = its_set_affinity, 1328b48ac83dSMarc Zyngier .irq_compose_msi_msg = its_irq_compose_msi_msg, 13298d85dcedSMarc Zyngier .irq_set_irqchip_state = its_irq_set_irqchip_state, 1330c808eea8SMarc Zyngier .irq_set_vcpu_affinity = its_irq_set_vcpu_affinity, 1331b48ac83dSMarc Zyngier }; 1332b48ac83dSMarc Zyngier 1333bf9529f8SMarc Zyngier /* 1334bf9529f8SMarc Zyngier * How we allocate LPIs: 1335bf9529f8SMarc Zyngier * 1336bf9529f8SMarc Zyngier * The GIC has id_bits bits for interrupt identifiers. From there, we 1337bf9529f8SMarc Zyngier * must subtract 8192 which are reserved for SGIs/PPIs/SPIs. Then, as 1338bf9529f8SMarc Zyngier * we allocate LPIs by chunks of 32, we can shift the whole thing by 5 1339bf9529f8SMarc Zyngier * bits to the right. 1340bf9529f8SMarc Zyngier * 1341bf9529f8SMarc Zyngier * This gives us (((1UL << id_bits) - 8192) >> 5) possible allocations. 1342bf9529f8SMarc Zyngier */ 1343bf9529f8SMarc Zyngier #define IRQS_PER_CHUNK_SHIFT 5 1344bf9529f8SMarc Zyngier #define IRQS_PER_CHUNK (1 << IRQS_PER_CHUNK_SHIFT) 13456c31e123SShanker Donthineni #define ITS_MAX_LPI_NRBITS 16 /* 64K LPIs */ 1346bf9529f8SMarc Zyngier 1347bf9529f8SMarc Zyngier static unsigned long *lpi_bitmap; 1348bf9529f8SMarc Zyngier static u32 lpi_chunks; 1349bf9529f8SMarc Zyngier static DEFINE_SPINLOCK(lpi_lock); 1350bf9529f8SMarc Zyngier 1351bf9529f8SMarc Zyngier static int its_lpi_to_chunk(int lpi) 1352bf9529f8SMarc Zyngier { 1353bf9529f8SMarc Zyngier return (lpi - 8192) >> IRQS_PER_CHUNK_SHIFT; 1354bf9529f8SMarc Zyngier } 1355bf9529f8SMarc Zyngier 1356bf9529f8SMarc Zyngier static int its_chunk_to_lpi(int chunk) 1357bf9529f8SMarc Zyngier { 1358bf9529f8SMarc Zyngier return (chunk << IRQS_PER_CHUNK_SHIFT) + 8192; 1359bf9529f8SMarc Zyngier } 1360bf9529f8SMarc Zyngier 136104a0e4deSTomasz Nowicki static int __init its_lpi_init(u32 id_bits) 1362bf9529f8SMarc Zyngier { 1363bf9529f8SMarc Zyngier lpi_chunks = its_lpi_to_chunk(1UL << id_bits); 1364bf9529f8SMarc Zyngier 1365bf9529f8SMarc Zyngier lpi_bitmap = kzalloc(BITS_TO_LONGS(lpi_chunks) * sizeof(long), 1366bf9529f8SMarc Zyngier GFP_KERNEL); 1367bf9529f8SMarc Zyngier if (!lpi_bitmap) { 1368bf9529f8SMarc Zyngier lpi_chunks = 0; 1369bf9529f8SMarc Zyngier return -ENOMEM; 1370bf9529f8SMarc Zyngier } 1371bf9529f8SMarc Zyngier 1372bf9529f8SMarc Zyngier pr_info("ITS: Allocated %d chunks for LPIs\n", (int)lpi_chunks); 1373bf9529f8SMarc Zyngier return 0; 1374bf9529f8SMarc Zyngier } 1375bf9529f8SMarc Zyngier 1376bf9529f8SMarc Zyngier static unsigned long *its_lpi_alloc_chunks(int nr_irqs, int *base, int *nr_ids) 1377bf9529f8SMarc Zyngier { 1378bf9529f8SMarc Zyngier unsigned long *bitmap = NULL; 1379bf9529f8SMarc Zyngier int chunk_id; 1380bf9529f8SMarc Zyngier int nr_chunks; 1381bf9529f8SMarc Zyngier int i; 1382bf9529f8SMarc Zyngier 1383bf9529f8SMarc Zyngier nr_chunks = DIV_ROUND_UP(nr_irqs, IRQS_PER_CHUNK); 1384bf9529f8SMarc Zyngier 1385bf9529f8SMarc Zyngier spin_lock(&lpi_lock); 1386bf9529f8SMarc Zyngier 1387bf9529f8SMarc Zyngier do { 1388bf9529f8SMarc Zyngier chunk_id = bitmap_find_next_zero_area(lpi_bitmap, lpi_chunks, 1389bf9529f8SMarc Zyngier 0, nr_chunks, 0); 1390bf9529f8SMarc Zyngier if (chunk_id < lpi_chunks) 1391bf9529f8SMarc Zyngier break; 1392bf9529f8SMarc Zyngier 1393bf9529f8SMarc Zyngier nr_chunks--; 1394bf9529f8SMarc Zyngier } while (nr_chunks > 0); 1395bf9529f8SMarc Zyngier 1396bf9529f8SMarc Zyngier if (!nr_chunks) 1397bf9529f8SMarc Zyngier goto out; 1398bf9529f8SMarc Zyngier 1399bf9529f8SMarc Zyngier bitmap = kzalloc(BITS_TO_LONGS(nr_chunks * IRQS_PER_CHUNK) * sizeof (long), 1400bf9529f8SMarc Zyngier GFP_ATOMIC); 1401bf9529f8SMarc Zyngier if (!bitmap) 1402bf9529f8SMarc Zyngier goto out; 1403bf9529f8SMarc Zyngier 1404bf9529f8SMarc Zyngier for (i = 0; i < nr_chunks; i++) 1405bf9529f8SMarc Zyngier set_bit(chunk_id + i, lpi_bitmap); 1406bf9529f8SMarc Zyngier 1407bf9529f8SMarc Zyngier *base = its_chunk_to_lpi(chunk_id); 1408bf9529f8SMarc Zyngier *nr_ids = nr_chunks * IRQS_PER_CHUNK; 1409bf9529f8SMarc Zyngier 1410bf9529f8SMarc Zyngier out: 1411bf9529f8SMarc Zyngier spin_unlock(&lpi_lock); 1412bf9529f8SMarc Zyngier 1413c8415b94SMarc Zyngier if (!bitmap) 1414c8415b94SMarc Zyngier *base = *nr_ids = 0; 1415c8415b94SMarc Zyngier 1416bf9529f8SMarc Zyngier return bitmap; 1417bf9529f8SMarc Zyngier } 1418bf9529f8SMarc Zyngier 1419cf2be8baSMarc Zyngier static void its_lpi_free_chunks(unsigned long *bitmap, int base, int nr_ids) 1420bf9529f8SMarc Zyngier { 1421bf9529f8SMarc Zyngier int lpi; 1422bf9529f8SMarc Zyngier 1423bf9529f8SMarc Zyngier spin_lock(&lpi_lock); 1424bf9529f8SMarc Zyngier 1425bf9529f8SMarc Zyngier for (lpi = base; lpi < (base + nr_ids); lpi += IRQS_PER_CHUNK) { 1426bf9529f8SMarc Zyngier int chunk = its_lpi_to_chunk(lpi); 1427cf2be8baSMarc Zyngier 1428bf9529f8SMarc Zyngier BUG_ON(chunk > lpi_chunks); 1429bf9529f8SMarc Zyngier if (test_bit(chunk, lpi_bitmap)) { 1430bf9529f8SMarc Zyngier clear_bit(chunk, lpi_bitmap); 1431bf9529f8SMarc Zyngier } else { 1432bf9529f8SMarc Zyngier pr_err("Bad LPI chunk %d\n", chunk); 1433bf9529f8SMarc Zyngier } 1434bf9529f8SMarc Zyngier } 1435bf9529f8SMarc Zyngier 1436bf9529f8SMarc Zyngier spin_unlock(&lpi_lock); 1437bf9529f8SMarc Zyngier 1438cf2be8baSMarc Zyngier kfree(bitmap); 1439bf9529f8SMarc Zyngier } 14401ac19ca6SMarc Zyngier 14410e5ccf91SMarc Zyngier static struct page *its_allocate_prop_table(gfp_t gfp_flags) 14420e5ccf91SMarc Zyngier { 14430e5ccf91SMarc Zyngier struct page *prop_page; 14441ac19ca6SMarc Zyngier 14450e5ccf91SMarc Zyngier prop_page = alloc_pages(gfp_flags, get_order(LPI_PROPBASE_SZ)); 14460e5ccf91SMarc Zyngier if (!prop_page) 14470e5ccf91SMarc Zyngier return NULL; 14480e5ccf91SMarc Zyngier 14490e5ccf91SMarc Zyngier /* Priority 0xa0, Group-1, disabled */ 14500e5ccf91SMarc Zyngier memset(page_address(prop_page), 14510e5ccf91SMarc Zyngier LPI_PROP_DEFAULT_PRIO | LPI_PROP_GROUP1, 14520e5ccf91SMarc Zyngier LPI_PROPBASE_SZ); 14530e5ccf91SMarc Zyngier 14540e5ccf91SMarc Zyngier /* Make sure the GIC will observe the written configuration */ 14550e5ccf91SMarc Zyngier gic_flush_dcache_to_poc(page_address(prop_page), LPI_PROPBASE_SZ); 14560e5ccf91SMarc Zyngier 14570e5ccf91SMarc Zyngier return prop_page; 14580e5ccf91SMarc Zyngier } 14590e5ccf91SMarc Zyngier 14607d75bbb4SMarc Zyngier static void its_free_prop_table(struct page *prop_page) 14617d75bbb4SMarc Zyngier { 14627d75bbb4SMarc Zyngier free_pages((unsigned long)page_address(prop_page), 14637d75bbb4SMarc Zyngier get_order(LPI_PROPBASE_SZ)); 14647d75bbb4SMarc Zyngier } 14651ac19ca6SMarc Zyngier 14661ac19ca6SMarc Zyngier static int __init its_alloc_lpi_tables(void) 14671ac19ca6SMarc Zyngier { 14681ac19ca6SMarc Zyngier phys_addr_t paddr; 14691ac19ca6SMarc Zyngier 14706c31e123SShanker Donthineni lpi_id_bits = min_t(u32, gic_rdists->id_bits, ITS_MAX_LPI_NRBITS); 14710e5ccf91SMarc Zyngier gic_rdists->prop_page = its_allocate_prop_table(GFP_NOWAIT); 14721ac19ca6SMarc Zyngier if (!gic_rdists->prop_page) { 14731ac19ca6SMarc Zyngier pr_err("Failed to allocate PROPBASE\n"); 14741ac19ca6SMarc Zyngier return -ENOMEM; 14751ac19ca6SMarc Zyngier } 14761ac19ca6SMarc Zyngier 14771ac19ca6SMarc Zyngier paddr = page_to_phys(gic_rdists->prop_page); 14781ac19ca6SMarc Zyngier pr_info("GIC: using LPI property table @%pa\n", &paddr); 14791ac19ca6SMarc Zyngier 14806c31e123SShanker Donthineni return its_lpi_init(lpi_id_bits); 14811ac19ca6SMarc Zyngier } 14821ac19ca6SMarc Zyngier 14831ac19ca6SMarc Zyngier static const char *its_base_type_string[] = { 14841ac19ca6SMarc Zyngier [GITS_BASER_TYPE_DEVICE] = "Devices", 14851ac19ca6SMarc Zyngier [GITS_BASER_TYPE_VCPU] = "Virtual CPUs", 14864f46de9dSMarc Zyngier [GITS_BASER_TYPE_RESERVED3] = "Reserved (3)", 14871ac19ca6SMarc Zyngier [GITS_BASER_TYPE_COLLECTION] = "Interrupt Collections", 14881ac19ca6SMarc Zyngier [GITS_BASER_TYPE_RESERVED5] = "Reserved (5)", 14891ac19ca6SMarc Zyngier [GITS_BASER_TYPE_RESERVED6] = "Reserved (6)", 14901ac19ca6SMarc Zyngier [GITS_BASER_TYPE_RESERVED7] = "Reserved (7)", 14911ac19ca6SMarc Zyngier }; 14921ac19ca6SMarc Zyngier 14932d81d425SShanker Donthineni static u64 its_read_baser(struct its_node *its, struct its_baser *baser) 14942d81d425SShanker Donthineni { 14952d81d425SShanker Donthineni u32 idx = baser - its->tables; 14962d81d425SShanker Donthineni 14970968a619SVladimir Murzin return gits_read_baser(its->base + GITS_BASER + (idx << 3)); 14982d81d425SShanker Donthineni } 14992d81d425SShanker Donthineni 15002d81d425SShanker Donthineni static void its_write_baser(struct its_node *its, struct its_baser *baser, 15012d81d425SShanker Donthineni u64 val) 15022d81d425SShanker Donthineni { 15032d81d425SShanker Donthineni u32 idx = baser - its->tables; 15042d81d425SShanker Donthineni 15050968a619SVladimir Murzin gits_write_baser(val, its->base + GITS_BASER + (idx << 3)); 15062d81d425SShanker Donthineni baser->val = its_read_baser(its, baser); 15072d81d425SShanker Donthineni } 15082d81d425SShanker Donthineni 15099347359aSShanker Donthineni static int its_setup_baser(struct its_node *its, struct its_baser *baser, 15103faf24eaSShanker Donthineni u64 cache, u64 shr, u32 psz, u32 order, 15113faf24eaSShanker Donthineni bool indirect) 15129347359aSShanker Donthineni { 15139347359aSShanker Donthineni u64 val = its_read_baser(its, baser); 15149347359aSShanker Donthineni u64 esz = GITS_BASER_ENTRY_SIZE(val); 15159347359aSShanker Donthineni u64 type = GITS_BASER_TYPE(val); 15169347359aSShanker Donthineni u32 alloc_pages; 15179347359aSShanker Donthineni void *base; 15189347359aSShanker Donthineni u64 tmp; 15199347359aSShanker Donthineni 15209347359aSShanker Donthineni retry_alloc_baser: 15219347359aSShanker Donthineni alloc_pages = (PAGE_ORDER_TO_SIZE(order) / psz); 15229347359aSShanker Donthineni if (alloc_pages > GITS_BASER_PAGES_MAX) { 15239347359aSShanker Donthineni pr_warn("ITS@%pa: %s too large, reduce ITS pages %u->%u\n", 15249347359aSShanker Donthineni &its->phys_base, its_base_type_string[type], 15259347359aSShanker Donthineni alloc_pages, GITS_BASER_PAGES_MAX); 15269347359aSShanker Donthineni alloc_pages = GITS_BASER_PAGES_MAX; 15279347359aSShanker Donthineni order = get_order(GITS_BASER_PAGES_MAX * psz); 15289347359aSShanker Donthineni } 15299347359aSShanker Donthineni 15309347359aSShanker Donthineni base = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, order); 15319347359aSShanker Donthineni if (!base) 15329347359aSShanker Donthineni return -ENOMEM; 15339347359aSShanker Donthineni 15349347359aSShanker Donthineni retry_baser: 15359347359aSShanker Donthineni val = (virt_to_phys(base) | 15369347359aSShanker Donthineni (type << GITS_BASER_TYPE_SHIFT) | 15379347359aSShanker Donthineni ((esz - 1) << GITS_BASER_ENTRY_SIZE_SHIFT) | 15389347359aSShanker Donthineni ((alloc_pages - 1) << GITS_BASER_PAGES_SHIFT) | 15399347359aSShanker Donthineni cache | 15409347359aSShanker Donthineni shr | 15419347359aSShanker Donthineni GITS_BASER_VALID); 15429347359aSShanker Donthineni 15433faf24eaSShanker Donthineni val |= indirect ? GITS_BASER_INDIRECT : 0x0; 15443faf24eaSShanker Donthineni 15459347359aSShanker Donthineni switch (psz) { 15469347359aSShanker Donthineni case SZ_4K: 15479347359aSShanker Donthineni val |= GITS_BASER_PAGE_SIZE_4K; 15489347359aSShanker Donthineni break; 15499347359aSShanker Donthineni case SZ_16K: 15509347359aSShanker Donthineni val |= GITS_BASER_PAGE_SIZE_16K; 15519347359aSShanker Donthineni break; 15529347359aSShanker Donthineni case SZ_64K: 15539347359aSShanker Donthineni val |= GITS_BASER_PAGE_SIZE_64K; 15549347359aSShanker Donthineni break; 15559347359aSShanker Donthineni } 15569347359aSShanker Donthineni 15579347359aSShanker Donthineni its_write_baser(its, baser, val); 15589347359aSShanker Donthineni tmp = baser->val; 15599347359aSShanker Donthineni 15609347359aSShanker Donthineni if ((val ^ tmp) & GITS_BASER_SHAREABILITY_MASK) { 15619347359aSShanker Donthineni /* 15629347359aSShanker Donthineni * Shareability didn't stick. Just use 15639347359aSShanker Donthineni * whatever the read reported, which is likely 15649347359aSShanker Donthineni * to be the only thing this redistributor 15659347359aSShanker Donthineni * supports. If that's zero, make it 15669347359aSShanker Donthineni * non-cacheable as well. 15679347359aSShanker Donthineni */ 15689347359aSShanker Donthineni shr = tmp & GITS_BASER_SHAREABILITY_MASK; 15699347359aSShanker Donthineni if (!shr) { 15709347359aSShanker Donthineni cache = GITS_BASER_nC; 1571328191c0SVladimir Murzin gic_flush_dcache_to_poc(base, PAGE_ORDER_TO_SIZE(order)); 15729347359aSShanker Donthineni } 15739347359aSShanker Donthineni goto retry_baser; 15749347359aSShanker Donthineni } 15759347359aSShanker Donthineni 15769347359aSShanker Donthineni if ((val ^ tmp) & GITS_BASER_PAGE_SIZE_MASK) { 15779347359aSShanker Donthineni /* 15789347359aSShanker Donthineni * Page size didn't stick. Let's try a smaller 15799347359aSShanker Donthineni * size and retry. If we reach 4K, then 15809347359aSShanker Donthineni * something is horribly wrong... 15819347359aSShanker Donthineni */ 15829347359aSShanker Donthineni free_pages((unsigned long)base, order); 15839347359aSShanker Donthineni baser->base = NULL; 15849347359aSShanker Donthineni 15859347359aSShanker Donthineni switch (psz) { 15869347359aSShanker Donthineni case SZ_16K: 15879347359aSShanker Donthineni psz = SZ_4K; 15889347359aSShanker Donthineni goto retry_alloc_baser; 15899347359aSShanker Donthineni case SZ_64K: 15909347359aSShanker Donthineni psz = SZ_16K; 15919347359aSShanker Donthineni goto retry_alloc_baser; 15929347359aSShanker Donthineni } 15939347359aSShanker Donthineni } 15949347359aSShanker Donthineni 15959347359aSShanker Donthineni if (val != tmp) { 1596b11283ebSVladimir Murzin pr_err("ITS@%pa: %s doesn't stick: %llx %llx\n", 15979347359aSShanker Donthineni &its->phys_base, its_base_type_string[type], 1598b11283ebSVladimir Murzin val, tmp); 15999347359aSShanker Donthineni free_pages((unsigned long)base, order); 16009347359aSShanker Donthineni return -ENXIO; 16019347359aSShanker Donthineni } 16029347359aSShanker Donthineni 16039347359aSShanker Donthineni baser->order = order; 16049347359aSShanker Donthineni baser->base = base; 16059347359aSShanker Donthineni baser->psz = psz; 16063faf24eaSShanker Donthineni tmp = indirect ? GITS_LVL1_ENTRY_SIZE : esz; 16079347359aSShanker Donthineni 16083faf24eaSShanker Donthineni pr_info("ITS@%pa: allocated %d %s @%lx (%s, esz %d, psz %dK, shr %d)\n", 1609d524eaa2SVladimir Murzin &its->phys_base, (int)(PAGE_ORDER_TO_SIZE(order) / (int)tmp), 16109347359aSShanker Donthineni its_base_type_string[type], 16119347359aSShanker Donthineni (unsigned long)virt_to_phys(base), 16123faf24eaSShanker Donthineni indirect ? "indirect" : "flat", (int)esz, 16139347359aSShanker Donthineni psz / SZ_1K, (int)shr >> GITS_BASER_SHAREABILITY_SHIFT); 16149347359aSShanker Donthineni 16159347359aSShanker Donthineni return 0; 16169347359aSShanker Donthineni } 16179347359aSShanker Donthineni 16184cacac57SMarc Zyngier static bool its_parse_indirect_baser(struct its_node *its, 16194cacac57SMarc Zyngier struct its_baser *baser, 16203faf24eaSShanker Donthineni u32 psz, u32 *order) 16214b75c459SShanker Donthineni { 16224cacac57SMarc Zyngier u64 tmp = its_read_baser(its, baser); 16234cacac57SMarc Zyngier u64 type = GITS_BASER_TYPE(tmp); 16244cacac57SMarc Zyngier u64 esz = GITS_BASER_ENTRY_SIZE(tmp); 16252fd632a0SShanker Donthineni u64 val = GITS_BASER_InnerShareable | GITS_BASER_RaWaWb; 16264b75c459SShanker Donthineni u32 ids = its->device_ids; 16274b75c459SShanker Donthineni u32 new_order = *order; 16283faf24eaSShanker Donthineni bool indirect = false; 16293faf24eaSShanker Donthineni 16303faf24eaSShanker Donthineni /* No need to enable Indirection if memory requirement < (psz*2)bytes */ 16313faf24eaSShanker Donthineni if ((esz << ids) > (psz * 2)) { 16323faf24eaSShanker Donthineni /* 16333faf24eaSShanker Donthineni * Find out whether hw supports a single or two-level table by 16343faf24eaSShanker Donthineni * table by reading bit at offset '62' after writing '1' to it. 16353faf24eaSShanker Donthineni */ 16363faf24eaSShanker Donthineni its_write_baser(its, baser, val | GITS_BASER_INDIRECT); 16373faf24eaSShanker Donthineni indirect = !!(baser->val & GITS_BASER_INDIRECT); 16383faf24eaSShanker Donthineni 16393faf24eaSShanker Donthineni if (indirect) { 16403faf24eaSShanker Donthineni /* 16413faf24eaSShanker Donthineni * The size of the lvl2 table is equal to ITS page size 16423faf24eaSShanker Donthineni * which is 'psz'. For computing lvl1 table size, 16433faf24eaSShanker Donthineni * subtract ID bits that sparse lvl2 table from 'ids' 16443faf24eaSShanker Donthineni * which is reported by ITS hardware times lvl1 table 16453faf24eaSShanker Donthineni * entry size. 16463faf24eaSShanker Donthineni */ 1647d524eaa2SVladimir Murzin ids -= ilog2(psz / (int)esz); 16483faf24eaSShanker Donthineni esz = GITS_LVL1_ENTRY_SIZE; 16493faf24eaSShanker Donthineni } 16503faf24eaSShanker Donthineni } 16514b75c459SShanker Donthineni 16524b75c459SShanker Donthineni /* 16534b75c459SShanker Donthineni * Allocate as many entries as required to fit the 16544b75c459SShanker Donthineni * range of device IDs that the ITS can grok... The ID 16554b75c459SShanker Donthineni * space being incredibly sparse, this results in a 16563faf24eaSShanker Donthineni * massive waste of memory if two-level device table 16573faf24eaSShanker Donthineni * feature is not supported by hardware. 16584b75c459SShanker Donthineni */ 16594b75c459SShanker Donthineni new_order = max_t(u32, get_order(esz << ids), new_order); 16604b75c459SShanker Donthineni if (new_order >= MAX_ORDER) { 16614b75c459SShanker Donthineni new_order = MAX_ORDER - 1; 1662d524eaa2SVladimir Murzin ids = ilog2(PAGE_ORDER_TO_SIZE(new_order) / (int)esz); 16634cacac57SMarc Zyngier pr_warn("ITS@%pa: %s Table too large, reduce ids %u->%u\n", 16644cacac57SMarc Zyngier &its->phys_base, its_base_type_string[type], 16654cacac57SMarc Zyngier its->device_ids, ids); 16664b75c459SShanker Donthineni } 16674b75c459SShanker Donthineni 16684b75c459SShanker Donthineni *order = new_order; 16693faf24eaSShanker Donthineni 16703faf24eaSShanker Donthineni return indirect; 16714b75c459SShanker Donthineni } 16724b75c459SShanker Donthineni 16731ac19ca6SMarc Zyngier static void its_free_tables(struct its_node *its) 16741ac19ca6SMarc Zyngier { 16751ac19ca6SMarc Zyngier int i; 16761ac19ca6SMarc Zyngier 16771ac19ca6SMarc Zyngier for (i = 0; i < GITS_BASER_NR_REGS; i++) { 16781a485f4dSShanker Donthineni if (its->tables[i].base) { 16791a485f4dSShanker Donthineni free_pages((unsigned long)its->tables[i].base, 16801a485f4dSShanker Donthineni its->tables[i].order); 16811a485f4dSShanker Donthineni its->tables[i].base = NULL; 16821ac19ca6SMarc Zyngier } 16831ac19ca6SMarc Zyngier } 16841ac19ca6SMarc Zyngier } 16851ac19ca6SMarc Zyngier 16860e0b0f69SShanker Donthineni static int its_alloc_tables(struct its_node *its) 16871ac19ca6SMarc Zyngier { 16881ac19ca6SMarc Zyngier u64 shr = GITS_BASER_InnerShareable; 16892fd632a0SShanker Donthineni u64 cache = GITS_BASER_RaWaWb; 16909347359aSShanker Donthineni u32 psz = SZ_64K; 16919347359aSShanker Donthineni int err, i; 169294100970SRobert Richter 1693fa150019SArd Biesheuvel if (its->flags & ITS_FLAGS_WORKAROUND_CAVIUM_22375) 1694fa150019SArd Biesheuvel /* erratum 24313: ignore memory access type */ 16959347359aSShanker Donthineni cache = GITS_BASER_nCnB; 1696466b7d16SShanker Donthineni 16971ac19ca6SMarc Zyngier for (i = 0; i < GITS_BASER_NR_REGS; i++) { 16982d81d425SShanker Donthineni struct its_baser *baser = its->tables + i; 16992d81d425SShanker Donthineni u64 val = its_read_baser(its, baser); 17001ac19ca6SMarc Zyngier u64 type = GITS_BASER_TYPE(val); 17019347359aSShanker Donthineni u32 order = get_order(psz); 17023faf24eaSShanker Donthineni bool indirect = false; 17031ac19ca6SMarc Zyngier 17044cacac57SMarc Zyngier switch (type) { 17054cacac57SMarc Zyngier case GITS_BASER_TYPE_NONE: 17061ac19ca6SMarc Zyngier continue; 17071ac19ca6SMarc Zyngier 17084cacac57SMarc Zyngier case GITS_BASER_TYPE_DEVICE: 17094cacac57SMarc Zyngier case GITS_BASER_TYPE_VCPU: 17104cacac57SMarc Zyngier indirect = its_parse_indirect_baser(its, baser, 17114cacac57SMarc Zyngier psz, &order); 17124cacac57SMarc Zyngier break; 17134cacac57SMarc Zyngier } 1714f54b97edSMarc Zyngier 17153faf24eaSShanker Donthineni err = its_setup_baser(its, baser, cache, shr, psz, order, indirect); 17169347359aSShanker Donthineni if (err < 0) { 17179347359aSShanker Donthineni its_free_tables(its); 17189347359aSShanker Donthineni return err; 171930f21363SRobert Richter } 172030f21363SRobert Richter 17219347359aSShanker Donthineni /* Update settings which will be used for next BASERn */ 17229347359aSShanker Donthineni psz = baser->psz; 17239347359aSShanker Donthineni cache = baser->val & GITS_BASER_CACHEABILITY_MASK; 17249347359aSShanker Donthineni shr = baser->val & GITS_BASER_SHAREABILITY_MASK; 17251ac19ca6SMarc Zyngier } 17261ac19ca6SMarc Zyngier 17271ac19ca6SMarc Zyngier return 0; 17281ac19ca6SMarc Zyngier } 17291ac19ca6SMarc Zyngier 17301ac19ca6SMarc Zyngier static int its_alloc_collections(struct its_node *its) 17311ac19ca6SMarc Zyngier { 17321ac19ca6SMarc Zyngier its->collections = kzalloc(nr_cpu_ids * sizeof(*its->collections), 17331ac19ca6SMarc Zyngier GFP_KERNEL); 17341ac19ca6SMarc Zyngier if (!its->collections) 17351ac19ca6SMarc Zyngier return -ENOMEM; 17361ac19ca6SMarc Zyngier 17371ac19ca6SMarc Zyngier return 0; 17381ac19ca6SMarc Zyngier } 17391ac19ca6SMarc Zyngier 17407c297a2dSMarc Zyngier static struct page *its_allocate_pending_table(gfp_t gfp_flags) 17417c297a2dSMarc Zyngier { 17427c297a2dSMarc Zyngier struct page *pend_page; 17437c297a2dSMarc Zyngier /* 17447c297a2dSMarc Zyngier * The pending pages have to be at least 64kB aligned, 17457c297a2dSMarc Zyngier * hence the 'max(LPI_PENDBASE_SZ, SZ_64K)' below. 17467c297a2dSMarc Zyngier */ 17477c297a2dSMarc Zyngier pend_page = alloc_pages(gfp_flags | __GFP_ZERO, 17487c297a2dSMarc Zyngier get_order(max_t(u32, LPI_PENDBASE_SZ, SZ_64K))); 17497c297a2dSMarc Zyngier if (!pend_page) 17507c297a2dSMarc Zyngier return NULL; 17517c297a2dSMarc Zyngier 17527c297a2dSMarc Zyngier /* Make sure the GIC will observe the zero-ed page */ 17537c297a2dSMarc Zyngier gic_flush_dcache_to_poc(page_address(pend_page), LPI_PENDBASE_SZ); 17547c297a2dSMarc Zyngier 17557c297a2dSMarc Zyngier return pend_page; 17567c297a2dSMarc Zyngier } 17577c297a2dSMarc Zyngier 17587d75bbb4SMarc Zyngier static void its_free_pending_table(struct page *pt) 17597d75bbb4SMarc Zyngier { 17607d75bbb4SMarc Zyngier free_pages((unsigned long)page_address(pt), 17617d75bbb4SMarc Zyngier get_order(max_t(u32, LPI_PENDBASE_SZ, SZ_64K))); 17627d75bbb4SMarc Zyngier } 17637d75bbb4SMarc Zyngier 17641ac19ca6SMarc Zyngier static void its_cpu_init_lpis(void) 17651ac19ca6SMarc Zyngier { 17661ac19ca6SMarc Zyngier void __iomem *rbase = gic_data_rdist_rd_base(); 17671ac19ca6SMarc Zyngier struct page *pend_page; 17681ac19ca6SMarc Zyngier u64 val, tmp; 17691ac19ca6SMarc Zyngier 17701ac19ca6SMarc Zyngier /* If we didn't allocate the pending table yet, do it now */ 17711ac19ca6SMarc Zyngier pend_page = gic_data_rdist()->pend_page; 17721ac19ca6SMarc Zyngier if (!pend_page) { 17731ac19ca6SMarc Zyngier phys_addr_t paddr; 17747c297a2dSMarc Zyngier 17757c297a2dSMarc Zyngier pend_page = its_allocate_pending_table(GFP_NOWAIT); 17761ac19ca6SMarc Zyngier if (!pend_page) { 17771ac19ca6SMarc Zyngier pr_err("Failed to allocate PENDBASE for CPU%d\n", 17781ac19ca6SMarc Zyngier smp_processor_id()); 17791ac19ca6SMarc Zyngier return; 17801ac19ca6SMarc Zyngier } 17811ac19ca6SMarc Zyngier 17821ac19ca6SMarc Zyngier paddr = page_to_phys(pend_page); 17831ac19ca6SMarc Zyngier pr_info("CPU%d: using LPI pending table @%pa\n", 17841ac19ca6SMarc Zyngier smp_processor_id(), &paddr); 17851ac19ca6SMarc Zyngier gic_data_rdist()->pend_page = pend_page; 17861ac19ca6SMarc Zyngier } 17871ac19ca6SMarc Zyngier 17881ac19ca6SMarc Zyngier /* Disable LPIs */ 17891ac19ca6SMarc Zyngier val = readl_relaxed(rbase + GICR_CTLR); 17901ac19ca6SMarc Zyngier val &= ~GICR_CTLR_ENABLE_LPIS; 17911ac19ca6SMarc Zyngier writel_relaxed(val, rbase + GICR_CTLR); 17921ac19ca6SMarc Zyngier 17931ac19ca6SMarc Zyngier /* 17941ac19ca6SMarc Zyngier * Make sure any change to the table is observable by the GIC. 17951ac19ca6SMarc Zyngier */ 17961ac19ca6SMarc Zyngier dsb(sy); 17971ac19ca6SMarc Zyngier 17981ac19ca6SMarc Zyngier /* set PROPBASE */ 17991ac19ca6SMarc Zyngier val = (page_to_phys(gic_rdists->prop_page) | 18001ac19ca6SMarc Zyngier GICR_PROPBASER_InnerShareable | 18012fd632a0SShanker Donthineni GICR_PROPBASER_RaWaWb | 18021ac19ca6SMarc Zyngier ((LPI_NRBITS - 1) & GICR_PROPBASER_IDBITS_MASK)); 18031ac19ca6SMarc Zyngier 18040968a619SVladimir Murzin gicr_write_propbaser(val, rbase + GICR_PROPBASER); 18050968a619SVladimir Murzin tmp = gicr_read_propbaser(rbase + GICR_PROPBASER); 18061ac19ca6SMarc Zyngier 18071ac19ca6SMarc Zyngier if ((tmp ^ val) & GICR_PROPBASER_SHAREABILITY_MASK) { 1808241a386cSMarc Zyngier if (!(tmp & GICR_PROPBASER_SHAREABILITY_MASK)) { 1809241a386cSMarc Zyngier /* 1810241a386cSMarc Zyngier * The HW reports non-shareable, we must 1811241a386cSMarc Zyngier * remove the cacheability attributes as 1812241a386cSMarc Zyngier * well. 1813241a386cSMarc Zyngier */ 1814241a386cSMarc Zyngier val &= ~(GICR_PROPBASER_SHAREABILITY_MASK | 1815241a386cSMarc Zyngier GICR_PROPBASER_CACHEABILITY_MASK); 1816241a386cSMarc Zyngier val |= GICR_PROPBASER_nC; 18170968a619SVladimir Murzin gicr_write_propbaser(val, rbase + GICR_PROPBASER); 1818241a386cSMarc Zyngier } 18191ac19ca6SMarc Zyngier pr_info_once("GIC: using cache flushing for LPI property table\n"); 18201ac19ca6SMarc Zyngier gic_rdists->flags |= RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING; 18211ac19ca6SMarc Zyngier } 18221ac19ca6SMarc Zyngier 18231ac19ca6SMarc Zyngier /* set PENDBASE */ 18241ac19ca6SMarc Zyngier val = (page_to_phys(pend_page) | 18254ad3e363SMarc Zyngier GICR_PENDBASER_InnerShareable | 18262fd632a0SShanker Donthineni GICR_PENDBASER_RaWaWb); 18271ac19ca6SMarc Zyngier 18280968a619SVladimir Murzin gicr_write_pendbaser(val, rbase + GICR_PENDBASER); 18290968a619SVladimir Murzin tmp = gicr_read_pendbaser(rbase + GICR_PENDBASER); 1830241a386cSMarc Zyngier 1831241a386cSMarc Zyngier if (!(tmp & GICR_PENDBASER_SHAREABILITY_MASK)) { 1832241a386cSMarc Zyngier /* 1833241a386cSMarc Zyngier * The HW reports non-shareable, we must remove the 1834241a386cSMarc Zyngier * cacheability attributes as well. 1835241a386cSMarc Zyngier */ 1836241a386cSMarc Zyngier val &= ~(GICR_PENDBASER_SHAREABILITY_MASK | 1837241a386cSMarc Zyngier GICR_PENDBASER_CACHEABILITY_MASK); 1838241a386cSMarc Zyngier val |= GICR_PENDBASER_nC; 18390968a619SVladimir Murzin gicr_write_pendbaser(val, rbase + GICR_PENDBASER); 1840241a386cSMarc Zyngier } 18411ac19ca6SMarc Zyngier 18421ac19ca6SMarc Zyngier /* Enable LPIs */ 18431ac19ca6SMarc Zyngier val = readl_relaxed(rbase + GICR_CTLR); 18441ac19ca6SMarc Zyngier val |= GICR_CTLR_ENABLE_LPIS; 18451ac19ca6SMarc Zyngier writel_relaxed(val, rbase + GICR_CTLR); 18461ac19ca6SMarc Zyngier 18471ac19ca6SMarc Zyngier /* Make sure the GIC has seen the above */ 18481ac19ca6SMarc Zyngier dsb(sy); 18491ac19ca6SMarc Zyngier } 18501ac19ca6SMarc Zyngier 18511ac19ca6SMarc Zyngier static void its_cpu_init_collection(void) 18521ac19ca6SMarc Zyngier { 18531ac19ca6SMarc Zyngier struct its_node *its; 18541ac19ca6SMarc Zyngier int cpu; 18551ac19ca6SMarc Zyngier 18561ac19ca6SMarc Zyngier spin_lock(&its_lock); 18571ac19ca6SMarc Zyngier cpu = smp_processor_id(); 18581ac19ca6SMarc Zyngier 18591ac19ca6SMarc Zyngier list_for_each_entry(its, &its_nodes, entry) { 18601ac19ca6SMarc Zyngier u64 target; 18611ac19ca6SMarc Zyngier 1862fbf8f40eSGanapatrao Kulkarni /* avoid cross node collections and its mapping */ 1863fbf8f40eSGanapatrao Kulkarni if (its->flags & ITS_FLAGS_WORKAROUND_CAVIUM_23144) { 1864fbf8f40eSGanapatrao Kulkarni struct device_node *cpu_node; 1865fbf8f40eSGanapatrao Kulkarni 1866fbf8f40eSGanapatrao Kulkarni cpu_node = of_get_cpu_node(cpu, NULL); 1867fbf8f40eSGanapatrao Kulkarni if (its->numa_node != NUMA_NO_NODE && 1868fbf8f40eSGanapatrao Kulkarni its->numa_node != of_node_to_nid(cpu_node)) 1869fbf8f40eSGanapatrao Kulkarni continue; 1870fbf8f40eSGanapatrao Kulkarni } 1871fbf8f40eSGanapatrao Kulkarni 18721ac19ca6SMarc Zyngier /* 18731ac19ca6SMarc Zyngier * We now have to bind each collection to its target 18741ac19ca6SMarc Zyngier * redistributor. 18751ac19ca6SMarc Zyngier */ 1876589ce5f4SMarc Zyngier if (gic_read_typer(its->base + GITS_TYPER) & GITS_TYPER_PTA) { 18771ac19ca6SMarc Zyngier /* 18781ac19ca6SMarc Zyngier * This ITS wants the physical address of the 18791ac19ca6SMarc Zyngier * redistributor. 18801ac19ca6SMarc Zyngier */ 18811ac19ca6SMarc Zyngier target = gic_data_rdist()->phys_base; 18821ac19ca6SMarc Zyngier } else { 18831ac19ca6SMarc Zyngier /* 18841ac19ca6SMarc Zyngier * This ITS wants a linear CPU number. 18851ac19ca6SMarc Zyngier */ 1886589ce5f4SMarc Zyngier target = gic_read_typer(gic_data_rdist_rd_base() + GICR_TYPER); 1887263fcd31SMarc Zyngier target = GICR_TYPER_CPU_NUMBER(target) << 16; 18881ac19ca6SMarc Zyngier } 18891ac19ca6SMarc Zyngier 18901ac19ca6SMarc Zyngier /* Perform collection mapping */ 18911ac19ca6SMarc Zyngier its->collections[cpu].target_address = target; 18921ac19ca6SMarc Zyngier its->collections[cpu].col_id = cpu; 18931ac19ca6SMarc Zyngier 18941ac19ca6SMarc Zyngier its_send_mapc(its, &its->collections[cpu], 1); 18951ac19ca6SMarc Zyngier its_send_invall(its, &its->collections[cpu]); 18961ac19ca6SMarc Zyngier } 18971ac19ca6SMarc Zyngier 18981ac19ca6SMarc Zyngier spin_unlock(&its_lock); 18991ac19ca6SMarc Zyngier } 190084a6a2e7SMarc Zyngier 190184a6a2e7SMarc Zyngier static struct its_device *its_find_device(struct its_node *its, u32 dev_id) 190284a6a2e7SMarc Zyngier { 190384a6a2e7SMarc Zyngier struct its_device *its_dev = NULL, *tmp; 19043e39e8f5SMarc Zyngier unsigned long flags; 190584a6a2e7SMarc Zyngier 19063e39e8f5SMarc Zyngier raw_spin_lock_irqsave(&its->lock, flags); 190784a6a2e7SMarc Zyngier 190884a6a2e7SMarc Zyngier list_for_each_entry(tmp, &its->its_device_list, entry) { 190984a6a2e7SMarc Zyngier if (tmp->device_id == dev_id) { 191084a6a2e7SMarc Zyngier its_dev = tmp; 191184a6a2e7SMarc Zyngier break; 191284a6a2e7SMarc Zyngier } 191384a6a2e7SMarc Zyngier } 191484a6a2e7SMarc Zyngier 19153e39e8f5SMarc Zyngier raw_spin_unlock_irqrestore(&its->lock, flags); 191684a6a2e7SMarc Zyngier 191784a6a2e7SMarc Zyngier return its_dev; 191884a6a2e7SMarc Zyngier } 191984a6a2e7SMarc Zyngier 1920466b7d16SShanker Donthineni static struct its_baser *its_get_baser(struct its_node *its, u32 type) 1921466b7d16SShanker Donthineni { 1922466b7d16SShanker Donthineni int i; 1923466b7d16SShanker Donthineni 1924466b7d16SShanker Donthineni for (i = 0; i < GITS_BASER_NR_REGS; i++) { 1925466b7d16SShanker Donthineni if (GITS_BASER_TYPE(its->tables[i].val) == type) 1926466b7d16SShanker Donthineni return &its->tables[i]; 1927466b7d16SShanker Donthineni } 1928466b7d16SShanker Donthineni 1929466b7d16SShanker Donthineni return NULL; 1930466b7d16SShanker Donthineni } 1931466b7d16SShanker Donthineni 193270cc81edSMarc Zyngier static bool its_alloc_table_entry(struct its_baser *baser, u32 id) 19333faf24eaSShanker Donthineni { 19343faf24eaSShanker Donthineni struct page *page; 19353faf24eaSShanker Donthineni u32 esz, idx; 19363faf24eaSShanker Donthineni __le64 *table; 19373faf24eaSShanker Donthineni 19383faf24eaSShanker Donthineni /* Don't allow device id that exceeds single, flat table limit */ 19393faf24eaSShanker Donthineni esz = GITS_BASER_ENTRY_SIZE(baser->val); 19403faf24eaSShanker Donthineni if (!(baser->val & GITS_BASER_INDIRECT)) 194170cc81edSMarc Zyngier return (id < (PAGE_ORDER_TO_SIZE(baser->order) / esz)); 19423faf24eaSShanker Donthineni 19433faf24eaSShanker Donthineni /* Compute 1st level table index & check if that exceeds table limit */ 194470cc81edSMarc Zyngier idx = id >> ilog2(baser->psz / esz); 19453faf24eaSShanker Donthineni if (idx >= (PAGE_ORDER_TO_SIZE(baser->order) / GITS_LVL1_ENTRY_SIZE)) 19463faf24eaSShanker Donthineni return false; 19473faf24eaSShanker Donthineni 19483faf24eaSShanker Donthineni table = baser->base; 19493faf24eaSShanker Donthineni 19503faf24eaSShanker Donthineni /* Allocate memory for 2nd level table */ 19513faf24eaSShanker Donthineni if (!table[idx]) { 19523faf24eaSShanker Donthineni page = alloc_pages(GFP_KERNEL | __GFP_ZERO, get_order(baser->psz)); 19533faf24eaSShanker Donthineni if (!page) 19543faf24eaSShanker Donthineni return false; 19553faf24eaSShanker Donthineni 19563faf24eaSShanker Donthineni /* Flush Lvl2 table to PoC if hw doesn't support coherency */ 19573faf24eaSShanker Donthineni if (!(baser->val & GITS_BASER_SHAREABILITY_MASK)) 1958328191c0SVladimir Murzin gic_flush_dcache_to_poc(page_address(page), baser->psz); 19593faf24eaSShanker Donthineni 19603faf24eaSShanker Donthineni table[idx] = cpu_to_le64(page_to_phys(page) | GITS_BASER_VALID); 19613faf24eaSShanker Donthineni 19623faf24eaSShanker Donthineni /* Flush Lvl1 entry to PoC if hw doesn't support coherency */ 19633faf24eaSShanker Donthineni if (!(baser->val & GITS_BASER_SHAREABILITY_MASK)) 1964328191c0SVladimir Murzin gic_flush_dcache_to_poc(table + idx, GITS_LVL1_ENTRY_SIZE); 19653faf24eaSShanker Donthineni 19663faf24eaSShanker Donthineni /* Ensure updated table contents are visible to ITS hardware */ 19673faf24eaSShanker Donthineni dsb(sy); 19683faf24eaSShanker Donthineni } 19693faf24eaSShanker Donthineni 19703faf24eaSShanker Donthineni return true; 19713faf24eaSShanker Donthineni } 19723faf24eaSShanker Donthineni 197370cc81edSMarc Zyngier static bool its_alloc_device_table(struct its_node *its, u32 dev_id) 197470cc81edSMarc Zyngier { 197570cc81edSMarc Zyngier struct its_baser *baser; 197670cc81edSMarc Zyngier 197770cc81edSMarc Zyngier baser = its_get_baser(its, GITS_BASER_TYPE_DEVICE); 197870cc81edSMarc Zyngier 197970cc81edSMarc Zyngier /* Don't allow device id that exceeds ITS hardware limit */ 198070cc81edSMarc Zyngier if (!baser) 198170cc81edSMarc Zyngier return (ilog2(dev_id) < its->device_ids); 198270cc81edSMarc Zyngier 198370cc81edSMarc Zyngier return its_alloc_table_entry(baser, dev_id); 198470cc81edSMarc Zyngier } 198570cc81edSMarc Zyngier 19867d75bbb4SMarc Zyngier static bool its_alloc_vpe_table(u32 vpe_id) 19877d75bbb4SMarc Zyngier { 19887d75bbb4SMarc Zyngier struct its_node *its; 19897d75bbb4SMarc Zyngier 19907d75bbb4SMarc Zyngier /* 19917d75bbb4SMarc Zyngier * Make sure the L2 tables are allocated on *all* v4 ITSs. We 19927d75bbb4SMarc Zyngier * could try and only do it on ITSs corresponding to devices 19937d75bbb4SMarc Zyngier * that have interrupts targeted at this VPE, but the 19947d75bbb4SMarc Zyngier * complexity becomes crazy (and you have tons of memory 19957d75bbb4SMarc Zyngier * anyway, right?). 19967d75bbb4SMarc Zyngier */ 19977d75bbb4SMarc Zyngier list_for_each_entry(its, &its_nodes, entry) { 19987d75bbb4SMarc Zyngier struct its_baser *baser; 19997d75bbb4SMarc Zyngier 20007d75bbb4SMarc Zyngier if (!its->is_v4) 20017d75bbb4SMarc Zyngier continue; 20027d75bbb4SMarc Zyngier 20037d75bbb4SMarc Zyngier baser = its_get_baser(its, GITS_BASER_TYPE_VCPU); 20047d75bbb4SMarc Zyngier if (!baser) 20057d75bbb4SMarc Zyngier return false; 20067d75bbb4SMarc Zyngier 20077d75bbb4SMarc Zyngier if (!its_alloc_table_entry(baser, vpe_id)) 20087d75bbb4SMarc Zyngier return false; 20097d75bbb4SMarc Zyngier } 20107d75bbb4SMarc Zyngier 20117d75bbb4SMarc Zyngier return true; 20127d75bbb4SMarc Zyngier } 20137d75bbb4SMarc Zyngier 201484a6a2e7SMarc Zyngier static struct its_device *its_create_device(struct its_node *its, u32 dev_id, 201593f94ea0SMarc Zyngier int nvecs, bool alloc_lpis) 201684a6a2e7SMarc Zyngier { 201784a6a2e7SMarc Zyngier struct its_device *dev; 201893f94ea0SMarc Zyngier unsigned long *lpi_map = NULL; 20193e39e8f5SMarc Zyngier unsigned long flags; 2020591e5becSMarc Zyngier u16 *col_map = NULL; 202184a6a2e7SMarc Zyngier void *itt; 202284a6a2e7SMarc Zyngier int lpi_base; 202384a6a2e7SMarc Zyngier int nr_lpis; 2024c8481267SMarc Zyngier int nr_ites; 202584a6a2e7SMarc Zyngier int sz; 202684a6a2e7SMarc Zyngier 20273faf24eaSShanker Donthineni if (!its_alloc_device_table(its, dev_id)) 2028466b7d16SShanker Donthineni return NULL; 2029466b7d16SShanker Donthineni 203084a6a2e7SMarc Zyngier dev = kzalloc(sizeof(*dev), GFP_KERNEL); 2031c8481267SMarc Zyngier /* 2032c8481267SMarc Zyngier * At least one bit of EventID is being used, hence a minimum 2033c8481267SMarc Zyngier * of two entries. No, the architecture doesn't let you 2034c8481267SMarc Zyngier * express an ITT with a single entry. 2035c8481267SMarc Zyngier */ 203696555c47SWill Deacon nr_ites = max(2UL, roundup_pow_of_two(nvecs)); 2037c8481267SMarc Zyngier sz = nr_ites * its->ite_size; 203884a6a2e7SMarc Zyngier sz = max(sz, ITS_ITT_ALIGN) + ITS_ITT_ALIGN - 1; 20396c834125SYun Wu itt = kzalloc(sz, GFP_KERNEL); 204093f94ea0SMarc Zyngier if (alloc_lpis) { 204184a6a2e7SMarc Zyngier lpi_map = its_lpi_alloc_chunks(nvecs, &lpi_base, &nr_lpis); 2042591e5becSMarc Zyngier if (lpi_map) 204393f94ea0SMarc Zyngier col_map = kzalloc(sizeof(*col_map) * nr_lpis, 204493f94ea0SMarc Zyngier GFP_KERNEL); 204593f94ea0SMarc Zyngier } else { 204693f94ea0SMarc Zyngier col_map = kzalloc(sizeof(*col_map) * nr_ites, GFP_KERNEL); 204793f94ea0SMarc Zyngier nr_lpis = 0; 204893f94ea0SMarc Zyngier lpi_base = 0; 204993f94ea0SMarc Zyngier } 205084a6a2e7SMarc Zyngier 205193f94ea0SMarc Zyngier if (!dev || !itt || !col_map || (!lpi_map && alloc_lpis)) { 205284a6a2e7SMarc Zyngier kfree(dev); 205384a6a2e7SMarc Zyngier kfree(itt); 205484a6a2e7SMarc Zyngier kfree(lpi_map); 2055591e5becSMarc Zyngier kfree(col_map); 205684a6a2e7SMarc Zyngier return NULL; 205784a6a2e7SMarc Zyngier } 205884a6a2e7SMarc Zyngier 2059328191c0SVladimir Murzin gic_flush_dcache_to_poc(itt, sz); 20605a9a8915SMarc Zyngier 206184a6a2e7SMarc Zyngier dev->its = its; 206284a6a2e7SMarc Zyngier dev->itt = itt; 2063c8481267SMarc Zyngier dev->nr_ites = nr_ites; 2064591e5becSMarc Zyngier dev->event_map.lpi_map = lpi_map; 2065591e5becSMarc Zyngier dev->event_map.col_map = col_map; 2066591e5becSMarc Zyngier dev->event_map.lpi_base = lpi_base; 2067591e5becSMarc Zyngier dev->event_map.nr_lpis = nr_lpis; 2068d011e4e6SMarc Zyngier mutex_init(&dev->event_map.vlpi_lock); 206984a6a2e7SMarc Zyngier dev->device_id = dev_id; 207084a6a2e7SMarc Zyngier INIT_LIST_HEAD(&dev->entry); 207184a6a2e7SMarc Zyngier 20723e39e8f5SMarc Zyngier raw_spin_lock_irqsave(&its->lock, flags); 207384a6a2e7SMarc Zyngier list_add(&dev->entry, &its->its_device_list); 20743e39e8f5SMarc Zyngier raw_spin_unlock_irqrestore(&its->lock, flags); 207584a6a2e7SMarc Zyngier 207684a6a2e7SMarc Zyngier /* Map device to its ITT */ 207784a6a2e7SMarc Zyngier its_send_mapd(dev, 1); 207884a6a2e7SMarc Zyngier 207984a6a2e7SMarc Zyngier return dev; 208084a6a2e7SMarc Zyngier } 208184a6a2e7SMarc Zyngier 208284a6a2e7SMarc Zyngier static void its_free_device(struct its_device *its_dev) 208384a6a2e7SMarc Zyngier { 20843e39e8f5SMarc Zyngier unsigned long flags; 20853e39e8f5SMarc Zyngier 20863e39e8f5SMarc Zyngier raw_spin_lock_irqsave(&its_dev->its->lock, flags); 208784a6a2e7SMarc Zyngier list_del(&its_dev->entry); 20883e39e8f5SMarc Zyngier raw_spin_unlock_irqrestore(&its_dev->its->lock, flags); 208984a6a2e7SMarc Zyngier kfree(its_dev->itt); 209084a6a2e7SMarc Zyngier kfree(its_dev); 209184a6a2e7SMarc Zyngier } 2092b48ac83dSMarc Zyngier 2093b48ac83dSMarc Zyngier static int its_alloc_device_irq(struct its_device *dev, irq_hw_number_t *hwirq) 2094b48ac83dSMarc Zyngier { 2095b48ac83dSMarc Zyngier int idx; 2096b48ac83dSMarc Zyngier 2097591e5becSMarc Zyngier idx = find_first_zero_bit(dev->event_map.lpi_map, 2098591e5becSMarc Zyngier dev->event_map.nr_lpis); 2099591e5becSMarc Zyngier if (idx == dev->event_map.nr_lpis) 2100b48ac83dSMarc Zyngier return -ENOSPC; 2101b48ac83dSMarc Zyngier 2102591e5becSMarc Zyngier *hwirq = dev->event_map.lpi_base + idx; 2103591e5becSMarc Zyngier set_bit(idx, dev->event_map.lpi_map); 2104b48ac83dSMarc Zyngier 2105b48ac83dSMarc Zyngier return 0; 2106b48ac83dSMarc Zyngier } 2107b48ac83dSMarc Zyngier 210854456db9SMarc Zyngier static int its_msi_prepare(struct irq_domain *domain, struct device *dev, 2109b48ac83dSMarc Zyngier int nvec, msi_alloc_info_t *info) 2110b48ac83dSMarc Zyngier { 2111b48ac83dSMarc Zyngier struct its_node *its; 2112b48ac83dSMarc Zyngier struct its_device *its_dev; 211354456db9SMarc Zyngier struct msi_domain_info *msi_info; 211454456db9SMarc Zyngier u32 dev_id; 2115b48ac83dSMarc Zyngier 211654456db9SMarc Zyngier /* 211754456db9SMarc Zyngier * We ignore "dev" entierely, and rely on the dev_id that has 211854456db9SMarc Zyngier * been passed via the scratchpad. This limits this domain's 211954456db9SMarc Zyngier * usefulness to upper layers that definitely know that they 212054456db9SMarc Zyngier * are built on top of the ITS. 212154456db9SMarc Zyngier */ 212254456db9SMarc Zyngier dev_id = info->scratchpad[0].ul; 212354456db9SMarc Zyngier 212454456db9SMarc Zyngier msi_info = msi_get_domain_info(domain); 212554456db9SMarc Zyngier its = msi_info->data; 212654456db9SMarc Zyngier 212720b3d54eSMarc Zyngier if (!gic_rdists->has_direct_lpi && 212820b3d54eSMarc Zyngier vpe_proxy.dev && 212920b3d54eSMarc Zyngier vpe_proxy.dev->its == its && 213020b3d54eSMarc Zyngier dev_id == vpe_proxy.dev->device_id) { 213120b3d54eSMarc Zyngier /* Bad luck. Get yourself a better implementation */ 213220b3d54eSMarc Zyngier WARN_ONCE(1, "DevId %x clashes with GICv4 VPE proxy device\n", 213320b3d54eSMarc Zyngier dev_id); 213420b3d54eSMarc Zyngier return -EINVAL; 213520b3d54eSMarc Zyngier } 213620b3d54eSMarc Zyngier 2137f130420eSMarc Zyngier its_dev = its_find_device(its, dev_id); 2138e8137f4fSMarc Zyngier if (its_dev) { 2139e8137f4fSMarc Zyngier /* 2140e8137f4fSMarc Zyngier * We already have seen this ID, probably through 2141e8137f4fSMarc Zyngier * another alias (PCI bridge of some sort). No need to 2142e8137f4fSMarc Zyngier * create the device. 2143e8137f4fSMarc Zyngier */ 2144f130420eSMarc Zyngier pr_debug("Reusing ITT for devID %x\n", dev_id); 2145e8137f4fSMarc Zyngier goto out; 2146e8137f4fSMarc Zyngier } 2147b48ac83dSMarc Zyngier 214893f94ea0SMarc Zyngier its_dev = its_create_device(its, dev_id, nvec, true); 2149b48ac83dSMarc Zyngier if (!its_dev) 2150b48ac83dSMarc Zyngier return -ENOMEM; 2151b48ac83dSMarc Zyngier 2152f130420eSMarc Zyngier pr_debug("ITT %d entries, %d bits\n", nvec, ilog2(nvec)); 2153e8137f4fSMarc Zyngier out: 2154b48ac83dSMarc Zyngier info->scratchpad[0].ptr = its_dev; 2155b48ac83dSMarc Zyngier return 0; 2156b48ac83dSMarc Zyngier } 2157b48ac83dSMarc Zyngier 215854456db9SMarc Zyngier static struct msi_domain_ops its_msi_domain_ops = { 215954456db9SMarc Zyngier .msi_prepare = its_msi_prepare, 216054456db9SMarc Zyngier }; 216154456db9SMarc Zyngier 2162b48ac83dSMarc Zyngier static int its_irq_gic_domain_alloc(struct irq_domain *domain, 2163b48ac83dSMarc Zyngier unsigned int virq, 2164b48ac83dSMarc Zyngier irq_hw_number_t hwirq) 2165b48ac83dSMarc Zyngier { 2166f833f57fSMarc Zyngier struct irq_fwspec fwspec; 2167b48ac83dSMarc Zyngier 2168f833f57fSMarc Zyngier if (irq_domain_get_of_node(domain->parent)) { 2169f833f57fSMarc Zyngier fwspec.fwnode = domain->parent->fwnode; 2170f833f57fSMarc Zyngier fwspec.param_count = 3; 2171f833f57fSMarc Zyngier fwspec.param[0] = GIC_IRQ_TYPE_LPI; 2172f833f57fSMarc Zyngier fwspec.param[1] = hwirq; 2173f833f57fSMarc Zyngier fwspec.param[2] = IRQ_TYPE_EDGE_RISING; 21743f010cf1STomasz Nowicki } else if (is_fwnode_irqchip(domain->parent->fwnode)) { 21753f010cf1STomasz Nowicki fwspec.fwnode = domain->parent->fwnode; 21763f010cf1STomasz Nowicki fwspec.param_count = 2; 21773f010cf1STomasz Nowicki fwspec.param[0] = hwirq; 21783f010cf1STomasz Nowicki fwspec.param[1] = IRQ_TYPE_EDGE_RISING; 2179f833f57fSMarc Zyngier } else { 2180f833f57fSMarc Zyngier return -EINVAL; 2181f833f57fSMarc Zyngier } 2182b48ac83dSMarc Zyngier 2183f833f57fSMarc Zyngier return irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); 2184b48ac83dSMarc Zyngier } 2185b48ac83dSMarc Zyngier 2186b48ac83dSMarc Zyngier static int its_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, 2187b48ac83dSMarc Zyngier unsigned int nr_irqs, void *args) 2188b48ac83dSMarc Zyngier { 2189b48ac83dSMarc Zyngier msi_alloc_info_t *info = args; 2190b48ac83dSMarc Zyngier struct its_device *its_dev = info->scratchpad[0].ptr; 2191b48ac83dSMarc Zyngier irq_hw_number_t hwirq; 2192b48ac83dSMarc Zyngier int err; 2193b48ac83dSMarc Zyngier int i; 2194b48ac83dSMarc Zyngier 2195b48ac83dSMarc Zyngier for (i = 0; i < nr_irqs; i++) { 2196b48ac83dSMarc Zyngier err = its_alloc_device_irq(its_dev, &hwirq); 2197b48ac83dSMarc Zyngier if (err) 2198b48ac83dSMarc Zyngier return err; 2199b48ac83dSMarc Zyngier 2200b48ac83dSMarc Zyngier err = its_irq_gic_domain_alloc(domain, virq + i, hwirq); 2201b48ac83dSMarc Zyngier if (err) 2202b48ac83dSMarc Zyngier return err; 2203b48ac83dSMarc Zyngier 2204b48ac83dSMarc Zyngier irq_domain_set_hwirq_and_chip(domain, virq + i, 2205b48ac83dSMarc Zyngier hwirq, &its_irq_chip, its_dev); 22060d224d35SMarc Zyngier irqd_set_single_target(irq_desc_get_irq_data(irq_to_desc(virq + i))); 2207f130420eSMarc Zyngier pr_debug("ID:%d pID:%d vID:%d\n", 2208591e5becSMarc Zyngier (int)(hwirq - its_dev->event_map.lpi_base), 2209591e5becSMarc Zyngier (int) hwirq, virq + i); 2210b48ac83dSMarc Zyngier } 2211b48ac83dSMarc Zyngier 2212b48ac83dSMarc Zyngier return 0; 2213b48ac83dSMarc Zyngier } 2214b48ac83dSMarc Zyngier 221572491643SThomas Gleixner static int its_irq_domain_activate(struct irq_domain *domain, 221672491643SThomas Gleixner struct irq_data *d, bool early) 2217aca268dfSMarc Zyngier { 2218aca268dfSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 2219aca268dfSMarc Zyngier u32 event = its_get_event_id(d); 2220fbf8f40eSGanapatrao Kulkarni const struct cpumask *cpu_mask = cpu_online_mask; 22210d224d35SMarc Zyngier int cpu; 2222fbf8f40eSGanapatrao Kulkarni 2223fbf8f40eSGanapatrao Kulkarni /* get the cpu_mask of local node */ 2224fbf8f40eSGanapatrao Kulkarni if (its_dev->its->numa_node >= 0) 2225fbf8f40eSGanapatrao Kulkarni cpu_mask = cpumask_of_node(its_dev->its->numa_node); 2226aca268dfSMarc Zyngier 2227591e5becSMarc Zyngier /* Bind the LPI to the first possible CPU */ 22280d224d35SMarc Zyngier cpu = cpumask_first(cpu_mask); 22290d224d35SMarc Zyngier its_dev->event_map.col_map[event] = cpu; 22300d224d35SMarc Zyngier irq_data_update_effective_affinity(d, cpumask_of(cpu)); 2231591e5becSMarc Zyngier 2232aca268dfSMarc Zyngier /* Map the GIC IRQ and event to the device */ 22336a25ad3aSMarc Zyngier its_send_mapti(its_dev, d->hwirq, event); 223472491643SThomas Gleixner return 0; 2235aca268dfSMarc Zyngier } 2236aca268dfSMarc Zyngier 2237aca268dfSMarc Zyngier static void its_irq_domain_deactivate(struct irq_domain *domain, 2238aca268dfSMarc Zyngier struct irq_data *d) 2239aca268dfSMarc Zyngier { 2240aca268dfSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 2241aca268dfSMarc Zyngier u32 event = its_get_event_id(d); 2242aca268dfSMarc Zyngier 2243aca268dfSMarc Zyngier /* Stop the delivery of interrupts */ 2244aca268dfSMarc Zyngier its_send_discard(its_dev, event); 2245aca268dfSMarc Zyngier } 2246aca268dfSMarc Zyngier 2247b48ac83dSMarc Zyngier static void its_irq_domain_free(struct irq_domain *domain, unsigned int virq, 2248b48ac83dSMarc Zyngier unsigned int nr_irqs) 2249b48ac83dSMarc Zyngier { 2250b48ac83dSMarc Zyngier struct irq_data *d = irq_domain_get_irq_data(domain, virq); 2251b48ac83dSMarc Zyngier struct its_device *its_dev = irq_data_get_irq_chip_data(d); 2252b48ac83dSMarc Zyngier int i; 2253b48ac83dSMarc Zyngier 2254b48ac83dSMarc Zyngier for (i = 0; i < nr_irqs; i++) { 2255b48ac83dSMarc Zyngier struct irq_data *data = irq_domain_get_irq_data(domain, 2256b48ac83dSMarc Zyngier virq + i); 2257aca268dfSMarc Zyngier u32 event = its_get_event_id(data); 2258b48ac83dSMarc Zyngier 2259b48ac83dSMarc Zyngier /* Mark interrupt index as unused */ 2260591e5becSMarc Zyngier clear_bit(event, its_dev->event_map.lpi_map); 2261b48ac83dSMarc Zyngier 2262b48ac83dSMarc Zyngier /* Nuke the entry in the domain */ 22632da39949SMarc Zyngier irq_domain_reset_irq_data(data); 2264b48ac83dSMarc Zyngier } 2265b48ac83dSMarc Zyngier 2266b48ac83dSMarc Zyngier /* If all interrupts have been freed, start mopping the floor */ 2267591e5becSMarc Zyngier if (bitmap_empty(its_dev->event_map.lpi_map, 2268591e5becSMarc Zyngier its_dev->event_map.nr_lpis)) { 2269cf2be8baSMarc Zyngier its_lpi_free_chunks(its_dev->event_map.lpi_map, 2270cf2be8baSMarc Zyngier its_dev->event_map.lpi_base, 2271cf2be8baSMarc Zyngier its_dev->event_map.nr_lpis); 2272cf2be8baSMarc Zyngier kfree(its_dev->event_map.col_map); 2273b48ac83dSMarc Zyngier 2274b48ac83dSMarc Zyngier /* Unmap device/itt */ 2275b48ac83dSMarc Zyngier its_send_mapd(its_dev, 0); 2276b48ac83dSMarc Zyngier its_free_device(its_dev); 2277b48ac83dSMarc Zyngier } 2278b48ac83dSMarc Zyngier 2279b48ac83dSMarc Zyngier irq_domain_free_irqs_parent(domain, virq, nr_irqs); 2280b48ac83dSMarc Zyngier } 2281b48ac83dSMarc Zyngier 2282b48ac83dSMarc Zyngier static const struct irq_domain_ops its_domain_ops = { 2283b48ac83dSMarc Zyngier .alloc = its_irq_domain_alloc, 2284b48ac83dSMarc Zyngier .free = its_irq_domain_free, 2285aca268dfSMarc Zyngier .activate = its_irq_domain_activate, 2286aca268dfSMarc Zyngier .deactivate = its_irq_domain_deactivate, 2287b48ac83dSMarc Zyngier }; 22884c21f3c2SMarc Zyngier 228920b3d54eSMarc Zyngier /* 229020b3d54eSMarc Zyngier * This is insane. 229120b3d54eSMarc Zyngier * 229220b3d54eSMarc Zyngier * If a GICv4 doesn't implement Direct LPIs (which is extremely 229320b3d54eSMarc Zyngier * likely), the only way to perform an invalidate is to use a fake 229420b3d54eSMarc Zyngier * device to issue an INV command, implying that the LPI has first 229520b3d54eSMarc Zyngier * been mapped to some event on that device. Since this is not exactly 229620b3d54eSMarc Zyngier * cheap, we try to keep that mapping around as long as possible, and 229720b3d54eSMarc Zyngier * only issue an UNMAP if we're short on available slots. 229820b3d54eSMarc Zyngier * 229920b3d54eSMarc Zyngier * Broken by design(tm). 230020b3d54eSMarc Zyngier */ 230120b3d54eSMarc Zyngier static void its_vpe_db_proxy_unmap_locked(struct its_vpe *vpe) 230220b3d54eSMarc Zyngier { 230320b3d54eSMarc Zyngier /* Already unmapped? */ 230420b3d54eSMarc Zyngier if (vpe->vpe_proxy_event == -1) 230520b3d54eSMarc Zyngier return; 230620b3d54eSMarc Zyngier 230720b3d54eSMarc Zyngier its_send_discard(vpe_proxy.dev, vpe->vpe_proxy_event); 230820b3d54eSMarc Zyngier vpe_proxy.vpes[vpe->vpe_proxy_event] = NULL; 230920b3d54eSMarc Zyngier 231020b3d54eSMarc Zyngier /* 231120b3d54eSMarc Zyngier * We don't track empty slots at all, so let's move the 231220b3d54eSMarc Zyngier * next_victim pointer if we can quickly reuse that slot 231320b3d54eSMarc Zyngier * instead of nuking an existing entry. Not clear that this is 231420b3d54eSMarc Zyngier * always a win though, and this might just generate a ripple 231520b3d54eSMarc Zyngier * effect... Let's just hope VPEs don't migrate too often. 231620b3d54eSMarc Zyngier */ 231720b3d54eSMarc Zyngier if (vpe_proxy.vpes[vpe_proxy.next_victim]) 231820b3d54eSMarc Zyngier vpe_proxy.next_victim = vpe->vpe_proxy_event; 231920b3d54eSMarc Zyngier 232020b3d54eSMarc Zyngier vpe->vpe_proxy_event = -1; 232120b3d54eSMarc Zyngier } 232220b3d54eSMarc Zyngier 232320b3d54eSMarc Zyngier static void its_vpe_db_proxy_unmap(struct its_vpe *vpe) 232420b3d54eSMarc Zyngier { 232520b3d54eSMarc Zyngier if (!gic_rdists->has_direct_lpi) { 232620b3d54eSMarc Zyngier unsigned long flags; 232720b3d54eSMarc Zyngier 232820b3d54eSMarc Zyngier raw_spin_lock_irqsave(&vpe_proxy.lock, flags); 232920b3d54eSMarc Zyngier its_vpe_db_proxy_unmap_locked(vpe); 233020b3d54eSMarc Zyngier raw_spin_unlock_irqrestore(&vpe_proxy.lock, flags); 233120b3d54eSMarc Zyngier } 233220b3d54eSMarc Zyngier } 233320b3d54eSMarc Zyngier 233420b3d54eSMarc Zyngier static void its_vpe_db_proxy_map_locked(struct its_vpe *vpe) 233520b3d54eSMarc Zyngier { 233620b3d54eSMarc Zyngier /* Already mapped? */ 233720b3d54eSMarc Zyngier if (vpe->vpe_proxy_event != -1) 233820b3d54eSMarc Zyngier return; 233920b3d54eSMarc Zyngier 234020b3d54eSMarc Zyngier /* This slot was already allocated. Kick the other VPE out. */ 234120b3d54eSMarc Zyngier if (vpe_proxy.vpes[vpe_proxy.next_victim]) 234220b3d54eSMarc Zyngier its_vpe_db_proxy_unmap_locked(vpe_proxy.vpes[vpe_proxy.next_victim]); 234320b3d54eSMarc Zyngier 234420b3d54eSMarc Zyngier /* Map the new VPE instead */ 234520b3d54eSMarc Zyngier vpe_proxy.vpes[vpe_proxy.next_victim] = vpe; 234620b3d54eSMarc Zyngier vpe->vpe_proxy_event = vpe_proxy.next_victim; 234720b3d54eSMarc Zyngier vpe_proxy.next_victim = (vpe_proxy.next_victim + 1) % vpe_proxy.dev->nr_ites; 234820b3d54eSMarc Zyngier 234920b3d54eSMarc Zyngier vpe_proxy.dev->event_map.col_map[vpe->vpe_proxy_event] = vpe->col_idx; 235020b3d54eSMarc Zyngier its_send_mapti(vpe_proxy.dev, vpe->vpe_db_lpi, vpe->vpe_proxy_event); 235120b3d54eSMarc Zyngier } 235220b3d54eSMarc Zyngier 2353958b90d1SMarc Zyngier static void its_vpe_db_proxy_move(struct its_vpe *vpe, int from, int to) 2354958b90d1SMarc Zyngier { 2355958b90d1SMarc Zyngier unsigned long flags; 2356958b90d1SMarc Zyngier struct its_collection *target_col; 2357958b90d1SMarc Zyngier 2358958b90d1SMarc Zyngier if (gic_rdists->has_direct_lpi) { 2359958b90d1SMarc Zyngier void __iomem *rdbase; 2360958b90d1SMarc Zyngier 2361958b90d1SMarc Zyngier rdbase = per_cpu_ptr(gic_rdists->rdist, from)->rd_base; 2362958b90d1SMarc Zyngier gic_write_lpir(vpe->vpe_db_lpi, rdbase + GICR_CLRLPIR); 2363958b90d1SMarc Zyngier while (gic_read_lpir(rdbase + GICR_SYNCR) & 1) 2364958b90d1SMarc Zyngier cpu_relax(); 2365958b90d1SMarc Zyngier 2366958b90d1SMarc Zyngier return; 2367958b90d1SMarc Zyngier } 2368958b90d1SMarc Zyngier 2369958b90d1SMarc Zyngier raw_spin_lock_irqsave(&vpe_proxy.lock, flags); 2370958b90d1SMarc Zyngier 2371958b90d1SMarc Zyngier its_vpe_db_proxy_map_locked(vpe); 2372958b90d1SMarc Zyngier 2373958b90d1SMarc Zyngier target_col = &vpe_proxy.dev->its->collections[to]; 2374958b90d1SMarc Zyngier its_send_movi(vpe_proxy.dev, target_col, vpe->vpe_proxy_event); 2375958b90d1SMarc Zyngier vpe_proxy.dev->event_map.col_map[vpe->vpe_proxy_event] = to; 2376958b90d1SMarc Zyngier 2377958b90d1SMarc Zyngier raw_spin_unlock_irqrestore(&vpe_proxy.lock, flags); 2378958b90d1SMarc Zyngier } 2379958b90d1SMarc Zyngier 23803171a47aSMarc Zyngier static int its_vpe_set_affinity(struct irq_data *d, 23813171a47aSMarc Zyngier const struct cpumask *mask_val, 23823171a47aSMarc Zyngier bool force) 23833171a47aSMarc Zyngier { 23843171a47aSMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 23853171a47aSMarc Zyngier int cpu = cpumask_first(mask_val); 23863171a47aSMarc Zyngier 23873171a47aSMarc Zyngier /* 23883171a47aSMarc Zyngier * Changing affinity is mega expensive, so let's be as lazy as 238920b3d54eSMarc Zyngier * we can and only do it if we really have to. Also, if mapped 2390958b90d1SMarc Zyngier * into the proxy device, we need to move the doorbell 2391958b90d1SMarc Zyngier * interrupt to its new location. 23923171a47aSMarc Zyngier */ 23933171a47aSMarc Zyngier if (vpe->col_idx != cpu) { 2394958b90d1SMarc Zyngier int from = vpe->col_idx; 2395958b90d1SMarc Zyngier 23963171a47aSMarc Zyngier vpe->col_idx = cpu; 23973171a47aSMarc Zyngier its_send_vmovp(vpe); 2398958b90d1SMarc Zyngier its_vpe_db_proxy_move(vpe, from, cpu); 23993171a47aSMarc Zyngier } 24003171a47aSMarc Zyngier 24013171a47aSMarc Zyngier return IRQ_SET_MASK_OK_DONE; 24023171a47aSMarc Zyngier } 24033171a47aSMarc Zyngier 2404e643d803SMarc Zyngier static void its_vpe_schedule(struct its_vpe *vpe) 2405e643d803SMarc Zyngier { 2406e643d803SMarc Zyngier void * __iomem vlpi_base = gic_data_rdist_vlpi_base(); 2407e643d803SMarc Zyngier u64 val; 2408e643d803SMarc Zyngier 2409e643d803SMarc Zyngier /* Schedule the VPE */ 2410e643d803SMarc Zyngier val = virt_to_phys(page_address(vpe->its_vm->vprop_page)) & 2411e643d803SMarc Zyngier GENMASK_ULL(51, 12); 2412e643d803SMarc Zyngier val |= (LPI_NRBITS - 1) & GICR_VPROPBASER_IDBITS_MASK; 2413e643d803SMarc Zyngier val |= GICR_VPROPBASER_RaWb; 2414e643d803SMarc Zyngier val |= GICR_VPROPBASER_InnerShareable; 2415e643d803SMarc Zyngier gits_write_vpropbaser(val, vlpi_base + GICR_VPROPBASER); 2416e643d803SMarc Zyngier 2417e643d803SMarc Zyngier val = virt_to_phys(page_address(vpe->vpt_page)) & 2418e643d803SMarc Zyngier GENMASK_ULL(51, 16); 2419e643d803SMarc Zyngier val |= GICR_VPENDBASER_RaWaWb; 2420e643d803SMarc Zyngier val |= GICR_VPENDBASER_NonShareable; 2421e643d803SMarc Zyngier /* 2422e643d803SMarc Zyngier * There is no good way of finding out if the pending table is 2423e643d803SMarc Zyngier * empty as we can race against the doorbell interrupt very 2424e643d803SMarc Zyngier * easily. So in the end, vpe->pending_last is only an 2425e643d803SMarc Zyngier * indication that the vcpu has something pending, not one 2426e643d803SMarc Zyngier * that the pending table is empty. A good implementation 2427e643d803SMarc Zyngier * would be able to read its coarse map pretty quickly anyway, 2428e643d803SMarc Zyngier * making this a tolerable issue. 2429e643d803SMarc Zyngier */ 2430e643d803SMarc Zyngier val |= GICR_VPENDBASER_PendingLast; 2431e643d803SMarc Zyngier val |= vpe->idai ? GICR_VPENDBASER_IDAI : 0; 2432e643d803SMarc Zyngier val |= GICR_VPENDBASER_Valid; 2433e643d803SMarc Zyngier gits_write_vpendbaser(val, vlpi_base + GICR_VPENDBASER); 2434e643d803SMarc Zyngier } 2435e643d803SMarc Zyngier 2436e643d803SMarc Zyngier static void its_vpe_deschedule(struct its_vpe *vpe) 2437e643d803SMarc Zyngier { 2438e643d803SMarc Zyngier void * __iomem vlpi_base = gic_data_rdist_vlpi_base(); 2439e643d803SMarc Zyngier u32 count = 1000000; /* 1s! */ 2440e643d803SMarc Zyngier bool clean; 2441e643d803SMarc Zyngier u64 val; 2442e643d803SMarc Zyngier 2443e643d803SMarc Zyngier /* We're being scheduled out */ 2444e643d803SMarc Zyngier val = gits_read_vpendbaser(vlpi_base + GICR_VPENDBASER); 2445e643d803SMarc Zyngier val &= ~GICR_VPENDBASER_Valid; 2446e643d803SMarc Zyngier gits_write_vpendbaser(val, vlpi_base + GICR_VPENDBASER); 2447e643d803SMarc Zyngier 2448e643d803SMarc Zyngier do { 2449e643d803SMarc Zyngier val = gits_read_vpendbaser(vlpi_base + GICR_VPENDBASER); 2450e643d803SMarc Zyngier clean = !(val & GICR_VPENDBASER_Dirty); 2451e643d803SMarc Zyngier if (!clean) { 2452e643d803SMarc Zyngier count--; 2453e643d803SMarc Zyngier cpu_relax(); 2454e643d803SMarc Zyngier udelay(1); 2455e643d803SMarc Zyngier } 2456e643d803SMarc Zyngier } while (!clean && count); 2457e643d803SMarc Zyngier 2458e643d803SMarc Zyngier if (unlikely(!clean && !count)) { 2459e643d803SMarc Zyngier pr_err_ratelimited("ITS virtual pending table not cleaning\n"); 2460e643d803SMarc Zyngier vpe->idai = false; 2461e643d803SMarc Zyngier vpe->pending_last = true; 2462e643d803SMarc Zyngier } else { 2463e643d803SMarc Zyngier vpe->idai = !!(val & GICR_VPENDBASER_IDAI); 2464e643d803SMarc Zyngier vpe->pending_last = !!(val & GICR_VPENDBASER_PendingLast); 2465e643d803SMarc Zyngier } 2466e643d803SMarc Zyngier } 2467e643d803SMarc Zyngier 2468e643d803SMarc Zyngier static int its_vpe_set_vcpu_affinity(struct irq_data *d, void *vcpu_info) 2469e643d803SMarc Zyngier { 2470e643d803SMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 2471e643d803SMarc Zyngier struct its_cmd_info *info = vcpu_info; 2472e643d803SMarc Zyngier 2473e643d803SMarc Zyngier switch (info->cmd_type) { 2474e643d803SMarc Zyngier case SCHEDULE_VPE: 2475e643d803SMarc Zyngier its_vpe_schedule(vpe); 2476e643d803SMarc Zyngier return 0; 2477e643d803SMarc Zyngier 2478e643d803SMarc Zyngier case DESCHEDULE_VPE: 2479e643d803SMarc Zyngier its_vpe_deschedule(vpe); 2480e643d803SMarc Zyngier return 0; 2481e643d803SMarc Zyngier 24825e2f7642SMarc Zyngier case INVALL_VPE: 24835e2f7642SMarc Zyngier its_send_vinvall(vpe); 24845e2f7642SMarc Zyngier return 0; 24855e2f7642SMarc Zyngier 2486e643d803SMarc Zyngier default: 2487e643d803SMarc Zyngier return -EINVAL; 2488e643d803SMarc Zyngier } 2489e643d803SMarc Zyngier } 2490e643d803SMarc Zyngier 249120b3d54eSMarc Zyngier static void its_vpe_send_cmd(struct its_vpe *vpe, 249220b3d54eSMarc Zyngier void (*cmd)(struct its_device *, u32)) 249320b3d54eSMarc Zyngier { 249420b3d54eSMarc Zyngier unsigned long flags; 249520b3d54eSMarc Zyngier 249620b3d54eSMarc Zyngier raw_spin_lock_irqsave(&vpe_proxy.lock, flags); 249720b3d54eSMarc Zyngier 249820b3d54eSMarc Zyngier its_vpe_db_proxy_map_locked(vpe); 249920b3d54eSMarc Zyngier cmd(vpe_proxy.dev, vpe->vpe_proxy_event); 250020b3d54eSMarc Zyngier 250120b3d54eSMarc Zyngier raw_spin_unlock_irqrestore(&vpe_proxy.lock, flags); 250220b3d54eSMarc Zyngier } 250320b3d54eSMarc Zyngier 2504f6a91da7SMarc Zyngier static void its_vpe_send_inv(struct irq_data *d) 2505f6a91da7SMarc Zyngier { 2506f6a91da7SMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 250720b3d54eSMarc Zyngier 250820b3d54eSMarc Zyngier if (gic_rdists->has_direct_lpi) { 2509f6a91da7SMarc Zyngier void __iomem *rdbase; 2510f6a91da7SMarc Zyngier 2511f6a91da7SMarc Zyngier rdbase = per_cpu_ptr(gic_rdists->rdist, vpe->col_idx)->rd_base; 2512f6a91da7SMarc Zyngier gic_write_lpir(vpe->vpe_db_lpi, rdbase + GICR_INVLPIR); 2513f6a91da7SMarc Zyngier while (gic_read_lpir(rdbase + GICR_SYNCR) & 1) 2514f6a91da7SMarc Zyngier cpu_relax(); 251520b3d54eSMarc Zyngier } else { 251620b3d54eSMarc Zyngier its_vpe_send_cmd(vpe, its_send_inv); 251720b3d54eSMarc Zyngier } 2518f6a91da7SMarc Zyngier } 2519f6a91da7SMarc Zyngier 2520f6a91da7SMarc Zyngier static void its_vpe_mask_irq(struct irq_data *d) 2521f6a91da7SMarc Zyngier { 2522f6a91da7SMarc Zyngier /* 2523f6a91da7SMarc Zyngier * We need to unmask the LPI, which is described by the parent 2524f6a91da7SMarc Zyngier * irq_data. Instead of calling into the parent (which won't 2525f6a91da7SMarc Zyngier * exactly do the right thing, let's simply use the 2526f6a91da7SMarc Zyngier * parent_data pointer. Yes, I'm naughty. 2527f6a91da7SMarc Zyngier */ 2528f6a91da7SMarc Zyngier lpi_write_config(d->parent_data, LPI_PROP_ENABLED, 0); 2529f6a91da7SMarc Zyngier its_vpe_send_inv(d); 2530f6a91da7SMarc Zyngier } 2531f6a91da7SMarc Zyngier 2532f6a91da7SMarc Zyngier static void its_vpe_unmask_irq(struct irq_data *d) 2533f6a91da7SMarc Zyngier { 2534f6a91da7SMarc Zyngier /* Same hack as above... */ 2535f6a91da7SMarc Zyngier lpi_write_config(d->parent_data, 0, LPI_PROP_ENABLED); 2536f6a91da7SMarc Zyngier its_vpe_send_inv(d); 2537f6a91da7SMarc Zyngier } 2538f6a91da7SMarc Zyngier 2539e57a3e28SMarc Zyngier static int its_vpe_set_irqchip_state(struct irq_data *d, 2540e57a3e28SMarc Zyngier enum irqchip_irq_state which, 2541e57a3e28SMarc Zyngier bool state) 2542e57a3e28SMarc Zyngier { 2543e57a3e28SMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 2544e57a3e28SMarc Zyngier 2545e57a3e28SMarc Zyngier if (which != IRQCHIP_STATE_PENDING) 2546e57a3e28SMarc Zyngier return -EINVAL; 2547e57a3e28SMarc Zyngier 2548e57a3e28SMarc Zyngier if (gic_rdists->has_direct_lpi) { 2549e57a3e28SMarc Zyngier void __iomem *rdbase; 2550e57a3e28SMarc Zyngier 2551e57a3e28SMarc Zyngier rdbase = per_cpu_ptr(gic_rdists->rdist, vpe->col_idx)->rd_base; 2552e57a3e28SMarc Zyngier if (state) { 2553e57a3e28SMarc Zyngier gic_write_lpir(vpe->vpe_db_lpi, rdbase + GICR_SETLPIR); 2554e57a3e28SMarc Zyngier } else { 2555e57a3e28SMarc Zyngier gic_write_lpir(vpe->vpe_db_lpi, rdbase + GICR_CLRLPIR); 2556e57a3e28SMarc Zyngier while (gic_read_lpir(rdbase + GICR_SYNCR) & 1) 2557e57a3e28SMarc Zyngier cpu_relax(); 2558e57a3e28SMarc Zyngier } 2559e57a3e28SMarc Zyngier } else { 2560e57a3e28SMarc Zyngier if (state) 2561e57a3e28SMarc Zyngier its_vpe_send_cmd(vpe, its_send_int); 2562e57a3e28SMarc Zyngier else 2563e57a3e28SMarc Zyngier its_vpe_send_cmd(vpe, its_send_clear); 2564e57a3e28SMarc Zyngier } 2565e57a3e28SMarc Zyngier 2566e57a3e28SMarc Zyngier return 0; 2567e57a3e28SMarc Zyngier } 2568e57a3e28SMarc Zyngier 25698fff27aeSMarc Zyngier static struct irq_chip its_vpe_irq_chip = { 25708fff27aeSMarc Zyngier .name = "GICv4-vpe", 2571f6a91da7SMarc Zyngier .irq_mask = its_vpe_mask_irq, 2572f6a91da7SMarc Zyngier .irq_unmask = its_vpe_unmask_irq, 2573f6a91da7SMarc Zyngier .irq_eoi = irq_chip_eoi_parent, 25743171a47aSMarc Zyngier .irq_set_affinity = its_vpe_set_affinity, 2575e57a3e28SMarc Zyngier .irq_set_irqchip_state = its_vpe_set_irqchip_state, 2576e643d803SMarc Zyngier .irq_set_vcpu_affinity = its_vpe_set_vcpu_affinity, 25778fff27aeSMarc Zyngier }; 25788fff27aeSMarc Zyngier 25797d75bbb4SMarc Zyngier static int its_vpe_id_alloc(void) 25807d75bbb4SMarc Zyngier { 25817d75bbb4SMarc Zyngier return ida_simple_get(&its_vpeid_ida, 0, 1 << 16, GFP_KERNEL); 25827d75bbb4SMarc Zyngier } 25837d75bbb4SMarc Zyngier 25847d75bbb4SMarc Zyngier static void its_vpe_id_free(u16 id) 25857d75bbb4SMarc Zyngier { 25867d75bbb4SMarc Zyngier ida_simple_remove(&its_vpeid_ida, id); 25877d75bbb4SMarc Zyngier } 25887d75bbb4SMarc Zyngier 25897d75bbb4SMarc Zyngier static int its_vpe_init(struct its_vpe *vpe) 25907d75bbb4SMarc Zyngier { 25917d75bbb4SMarc Zyngier struct page *vpt_page; 25927d75bbb4SMarc Zyngier int vpe_id; 25937d75bbb4SMarc Zyngier 25947d75bbb4SMarc Zyngier /* Allocate vpe_id */ 25957d75bbb4SMarc Zyngier vpe_id = its_vpe_id_alloc(); 25967d75bbb4SMarc Zyngier if (vpe_id < 0) 25977d75bbb4SMarc Zyngier return vpe_id; 25987d75bbb4SMarc Zyngier 25997d75bbb4SMarc Zyngier /* Allocate VPT */ 26007d75bbb4SMarc Zyngier vpt_page = its_allocate_pending_table(GFP_KERNEL); 26017d75bbb4SMarc Zyngier if (!vpt_page) { 26027d75bbb4SMarc Zyngier its_vpe_id_free(vpe_id); 26037d75bbb4SMarc Zyngier return -ENOMEM; 26047d75bbb4SMarc Zyngier } 26057d75bbb4SMarc Zyngier 26067d75bbb4SMarc Zyngier if (!its_alloc_vpe_table(vpe_id)) { 26077d75bbb4SMarc Zyngier its_vpe_id_free(vpe_id); 26087d75bbb4SMarc Zyngier its_free_pending_table(vpe->vpt_page); 26097d75bbb4SMarc Zyngier return -ENOMEM; 26107d75bbb4SMarc Zyngier } 26117d75bbb4SMarc Zyngier 26127d75bbb4SMarc Zyngier vpe->vpe_id = vpe_id; 26137d75bbb4SMarc Zyngier vpe->vpt_page = vpt_page; 261420b3d54eSMarc Zyngier vpe->vpe_proxy_event = -1; 26157d75bbb4SMarc Zyngier 26167d75bbb4SMarc Zyngier return 0; 26177d75bbb4SMarc Zyngier } 26187d75bbb4SMarc Zyngier 26197d75bbb4SMarc Zyngier static void its_vpe_teardown(struct its_vpe *vpe) 26207d75bbb4SMarc Zyngier { 262120b3d54eSMarc Zyngier its_vpe_db_proxy_unmap(vpe); 26227d75bbb4SMarc Zyngier its_vpe_id_free(vpe->vpe_id); 26237d75bbb4SMarc Zyngier its_free_pending_table(vpe->vpt_page); 26247d75bbb4SMarc Zyngier } 26257d75bbb4SMarc Zyngier 26267d75bbb4SMarc Zyngier static void its_vpe_irq_domain_free(struct irq_domain *domain, 26277d75bbb4SMarc Zyngier unsigned int virq, 26287d75bbb4SMarc Zyngier unsigned int nr_irqs) 26297d75bbb4SMarc Zyngier { 26307d75bbb4SMarc Zyngier struct its_vm *vm = domain->host_data; 26317d75bbb4SMarc Zyngier int i; 26327d75bbb4SMarc Zyngier 26337d75bbb4SMarc Zyngier irq_domain_free_irqs_parent(domain, virq, nr_irqs); 26347d75bbb4SMarc Zyngier 26357d75bbb4SMarc Zyngier for (i = 0; i < nr_irqs; i++) { 26367d75bbb4SMarc Zyngier struct irq_data *data = irq_domain_get_irq_data(domain, 26377d75bbb4SMarc Zyngier virq + i); 26387d75bbb4SMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(data); 26397d75bbb4SMarc Zyngier 26407d75bbb4SMarc Zyngier BUG_ON(vm != vpe->its_vm); 26417d75bbb4SMarc Zyngier 26427d75bbb4SMarc Zyngier clear_bit(data->hwirq, vm->db_bitmap); 26437d75bbb4SMarc Zyngier its_vpe_teardown(vpe); 26447d75bbb4SMarc Zyngier irq_domain_reset_irq_data(data); 26457d75bbb4SMarc Zyngier } 26467d75bbb4SMarc Zyngier 26477d75bbb4SMarc Zyngier if (bitmap_empty(vm->db_bitmap, vm->nr_db_lpis)) { 26487d75bbb4SMarc Zyngier its_lpi_free_chunks(vm->db_bitmap, vm->db_lpi_base, vm->nr_db_lpis); 26497d75bbb4SMarc Zyngier its_free_prop_table(vm->vprop_page); 26507d75bbb4SMarc Zyngier } 26517d75bbb4SMarc Zyngier } 26527d75bbb4SMarc Zyngier 26537d75bbb4SMarc Zyngier static int its_vpe_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, 26547d75bbb4SMarc Zyngier unsigned int nr_irqs, void *args) 26557d75bbb4SMarc Zyngier { 26567d75bbb4SMarc Zyngier struct its_vm *vm = args; 26577d75bbb4SMarc Zyngier unsigned long *bitmap; 26587d75bbb4SMarc Zyngier struct page *vprop_page; 26597d75bbb4SMarc Zyngier int base, nr_ids, i, err = 0; 26607d75bbb4SMarc Zyngier 26617d75bbb4SMarc Zyngier BUG_ON(!vm); 26627d75bbb4SMarc Zyngier 26637d75bbb4SMarc Zyngier bitmap = its_lpi_alloc_chunks(nr_irqs, &base, &nr_ids); 26647d75bbb4SMarc Zyngier if (!bitmap) 26657d75bbb4SMarc Zyngier return -ENOMEM; 26667d75bbb4SMarc Zyngier 26677d75bbb4SMarc Zyngier if (nr_ids < nr_irqs) { 26687d75bbb4SMarc Zyngier its_lpi_free_chunks(bitmap, base, nr_ids); 26697d75bbb4SMarc Zyngier return -ENOMEM; 26707d75bbb4SMarc Zyngier } 26717d75bbb4SMarc Zyngier 26727d75bbb4SMarc Zyngier vprop_page = its_allocate_prop_table(GFP_KERNEL); 26737d75bbb4SMarc Zyngier if (!vprop_page) { 26747d75bbb4SMarc Zyngier its_lpi_free_chunks(bitmap, base, nr_ids); 26757d75bbb4SMarc Zyngier return -ENOMEM; 26767d75bbb4SMarc Zyngier } 26777d75bbb4SMarc Zyngier 26787d75bbb4SMarc Zyngier vm->db_bitmap = bitmap; 26797d75bbb4SMarc Zyngier vm->db_lpi_base = base; 26807d75bbb4SMarc Zyngier vm->nr_db_lpis = nr_ids; 26817d75bbb4SMarc Zyngier vm->vprop_page = vprop_page; 26827d75bbb4SMarc Zyngier 26837d75bbb4SMarc Zyngier for (i = 0; i < nr_irqs; i++) { 26847d75bbb4SMarc Zyngier vm->vpes[i]->vpe_db_lpi = base + i; 26857d75bbb4SMarc Zyngier err = its_vpe_init(vm->vpes[i]); 26867d75bbb4SMarc Zyngier if (err) 26877d75bbb4SMarc Zyngier break; 26887d75bbb4SMarc Zyngier err = its_irq_gic_domain_alloc(domain, virq + i, 26897d75bbb4SMarc Zyngier vm->vpes[i]->vpe_db_lpi); 26907d75bbb4SMarc Zyngier if (err) 26917d75bbb4SMarc Zyngier break; 26927d75bbb4SMarc Zyngier irq_domain_set_hwirq_and_chip(domain, virq + i, i, 26937d75bbb4SMarc Zyngier &its_vpe_irq_chip, vm->vpes[i]); 26947d75bbb4SMarc Zyngier set_bit(i, bitmap); 26957d75bbb4SMarc Zyngier } 26967d75bbb4SMarc Zyngier 26977d75bbb4SMarc Zyngier if (err) { 26987d75bbb4SMarc Zyngier if (i > 0) 26997d75bbb4SMarc Zyngier its_vpe_irq_domain_free(domain, virq, i - 1); 27007d75bbb4SMarc Zyngier 27017d75bbb4SMarc Zyngier its_lpi_free_chunks(bitmap, base, nr_ids); 27027d75bbb4SMarc Zyngier its_free_prop_table(vprop_page); 27037d75bbb4SMarc Zyngier } 27047d75bbb4SMarc Zyngier 27057d75bbb4SMarc Zyngier return err; 27067d75bbb4SMarc Zyngier } 27077d75bbb4SMarc Zyngier 270872491643SThomas Gleixner static int its_vpe_irq_domain_activate(struct irq_domain *domain, 270972491643SThomas Gleixner struct irq_data *d, bool early) 2710eb78192bSMarc Zyngier { 2711eb78192bSMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 2712eb78192bSMarc Zyngier 2713eb78192bSMarc Zyngier /* Map the VPE to the first possible CPU */ 2714eb78192bSMarc Zyngier vpe->col_idx = cpumask_first(cpu_online_mask); 2715eb78192bSMarc Zyngier its_send_vmapp(vpe, true); 2716eb78192bSMarc Zyngier its_send_vinvall(vpe); 271772491643SThomas Gleixner return 0; 2718eb78192bSMarc Zyngier } 2719eb78192bSMarc Zyngier 2720eb78192bSMarc Zyngier static void its_vpe_irq_domain_deactivate(struct irq_domain *domain, 2721eb78192bSMarc Zyngier struct irq_data *d) 2722eb78192bSMarc Zyngier { 2723eb78192bSMarc Zyngier struct its_vpe *vpe = irq_data_get_irq_chip_data(d); 2724eb78192bSMarc Zyngier 2725eb78192bSMarc Zyngier its_send_vmapp(vpe, false); 2726eb78192bSMarc Zyngier } 2727eb78192bSMarc Zyngier 27288fff27aeSMarc Zyngier static const struct irq_domain_ops its_vpe_domain_ops = { 27297d75bbb4SMarc Zyngier .alloc = its_vpe_irq_domain_alloc, 27307d75bbb4SMarc Zyngier .free = its_vpe_irq_domain_free, 2731eb78192bSMarc Zyngier .activate = its_vpe_irq_domain_activate, 2732eb78192bSMarc Zyngier .deactivate = its_vpe_irq_domain_deactivate, 27338fff27aeSMarc Zyngier }; 27348fff27aeSMarc Zyngier 27354559fbb3SYun Wu static int its_force_quiescent(void __iomem *base) 27364559fbb3SYun Wu { 27374559fbb3SYun Wu u32 count = 1000000; /* 1s */ 27384559fbb3SYun Wu u32 val; 27394559fbb3SYun Wu 27404559fbb3SYun Wu val = readl_relaxed(base + GITS_CTLR); 27417611da86SDavid Daney /* 27427611da86SDavid Daney * GIC architecture specification requires the ITS to be both 27437611da86SDavid Daney * disabled and quiescent for writes to GITS_BASER<n> or 27447611da86SDavid Daney * GITS_CBASER to not have UNPREDICTABLE results. 27457611da86SDavid Daney */ 27467611da86SDavid Daney if ((val & GITS_CTLR_QUIESCENT) && !(val & GITS_CTLR_ENABLE)) 27474559fbb3SYun Wu return 0; 27484559fbb3SYun Wu 27494559fbb3SYun Wu /* Disable the generation of all interrupts to this ITS */ 2750d51c4b4dSMarc Zyngier val &= ~(GITS_CTLR_ENABLE | GITS_CTLR_ImDe); 27514559fbb3SYun Wu writel_relaxed(val, base + GITS_CTLR); 27524559fbb3SYun Wu 27534559fbb3SYun Wu /* Poll GITS_CTLR and wait until ITS becomes quiescent */ 27544559fbb3SYun Wu while (1) { 27554559fbb3SYun Wu val = readl_relaxed(base + GITS_CTLR); 27564559fbb3SYun Wu if (val & GITS_CTLR_QUIESCENT) 27574559fbb3SYun Wu return 0; 27584559fbb3SYun Wu 27594559fbb3SYun Wu count--; 27604559fbb3SYun Wu if (!count) 27614559fbb3SYun Wu return -EBUSY; 27624559fbb3SYun Wu 27634559fbb3SYun Wu cpu_relax(); 27644559fbb3SYun Wu udelay(1); 27654559fbb3SYun Wu } 27664559fbb3SYun Wu } 27674559fbb3SYun Wu 27689d111d49SArd Biesheuvel static bool __maybe_unused its_enable_quirk_cavium_22375(void *data) 276994100970SRobert Richter { 277094100970SRobert Richter struct its_node *its = data; 277194100970SRobert Richter 2772fa150019SArd Biesheuvel /* erratum 22375: only alloc 8MB table size */ 2773fa150019SArd Biesheuvel its->device_ids = 0x14; /* 20 bits, 8MB */ 277494100970SRobert Richter its->flags |= ITS_FLAGS_WORKAROUND_CAVIUM_22375; 27759d111d49SArd Biesheuvel 27769d111d49SArd Biesheuvel return true; 277794100970SRobert Richter } 277894100970SRobert Richter 27799d111d49SArd Biesheuvel static bool __maybe_unused its_enable_quirk_cavium_23144(void *data) 2780fbf8f40eSGanapatrao Kulkarni { 2781fbf8f40eSGanapatrao Kulkarni struct its_node *its = data; 2782fbf8f40eSGanapatrao Kulkarni 2783fbf8f40eSGanapatrao Kulkarni its->flags |= ITS_FLAGS_WORKAROUND_CAVIUM_23144; 27849d111d49SArd Biesheuvel 27859d111d49SArd Biesheuvel return true; 2786fbf8f40eSGanapatrao Kulkarni } 2787fbf8f40eSGanapatrao Kulkarni 27889d111d49SArd Biesheuvel static bool __maybe_unused its_enable_quirk_qdf2400_e0065(void *data) 278990922a2dSShanker Donthineni { 279090922a2dSShanker Donthineni struct its_node *its = data; 279190922a2dSShanker Donthineni 279290922a2dSShanker Donthineni /* On QDF2400, the size of the ITE is 16Bytes */ 279390922a2dSShanker Donthineni its->ite_size = 16; 27949d111d49SArd Biesheuvel 27959d111d49SArd Biesheuvel return true; 279690922a2dSShanker Donthineni } 279790922a2dSShanker Donthineni 2798558b0165SArd Biesheuvel static u64 its_irq_get_msi_base_pre_its(struct its_device *its_dev) 2799558b0165SArd Biesheuvel { 2800558b0165SArd Biesheuvel struct its_node *its = its_dev->its; 2801558b0165SArd Biesheuvel 2802558b0165SArd Biesheuvel /* 2803558b0165SArd Biesheuvel * The Socionext Synquacer SoC has a so-called 'pre-ITS', 2804558b0165SArd Biesheuvel * which maps 32-bit writes targeted at a separate window of 2805558b0165SArd Biesheuvel * size '4 << device_id_bits' onto writes to GITS_TRANSLATER 2806558b0165SArd Biesheuvel * with device ID taken from bits [device_id_bits + 1:2] of 2807558b0165SArd Biesheuvel * the window offset. 2808558b0165SArd Biesheuvel */ 2809558b0165SArd Biesheuvel return its->pre_its_base + (its_dev->device_id << 2); 2810558b0165SArd Biesheuvel } 2811558b0165SArd Biesheuvel 2812558b0165SArd Biesheuvel static bool __maybe_unused its_enable_quirk_socionext_synquacer(void *data) 2813558b0165SArd Biesheuvel { 2814558b0165SArd Biesheuvel struct its_node *its = data; 2815558b0165SArd Biesheuvel u32 pre_its_window[2]; 2816558b0165SArd Biesheuvel u32 ids; 2817558b0165SArd Biesheuvel 2818558b0165SArd Biesheuvel if (!fwnode_property_read_u32_array(its->fwnode_handle, 2819558b0165SArd Biesheuvel "socionext,synquacer-pre-its", 2820558b0165SArd Biesheuvel pre_its_window, 2821558b0165SArd Biesheuvel ARRAY_SIZE(pre_its_window))) { 2822558b0165SArd Biesheuvel 2823558b0165SArd Biesheuvel its->pre_its_base = pre_its_window[0]; 2824558b0165SArd Biesheuvel its->get_msi_base = its_irq_get_msi_base_pre_its; 2825558b0165SArd Biesheuvel 2826558b0165SArd Biesheuvel ids = ilog2(pre_its_window[1]) - 2; 2827558b0165SArd Biesheuvel if (its->device_ids > ids) 2828558b0165SArd Biesheuvel its->device_ids = ids; 2829558b0165SArd Biesheuvel 2830558b0165SArd Biesheuvel /* the pre-ITS breaks isolation, so disable MSI remapping */ 2831558b0165SArd Biesheuvel its->msi_domain_flags &= ~IRQ_DOMAIN_FLAG_MSI_REMAP; 2832558b0165SArd Biesheuvel return true; 2833558b0165SArd Biesheuvel } 2834558b0165SArd Biesheuvel return false; 2835558b0165SArd Biesheuvel } 2836558b0165SArd Biesheuvel 283767510ccaSRobert Richter static const struct gic_quirk its_quirks[] = { 283894100970SRobert Richter #ifdef CONFIG_CAVIUM_ERRATUM_22375 283994100970SRobert Richter { 284094100970SRobert Richter .desc = "ITS: Cavium errata 22375, 24313", 284194100970SRobert Richter .iidr = 0xa100034c, /* ThunderX pass 1.x */ 284294100970SRobert Richter .mask = 0xffff0fff, 284394100970SRobert Richter .init = its_enable_quirk_cavium_22375, 284494100970SRobert Richter }, 284594100970SRobert Richter #endif 2846fbf8f40eSGanapatrao Kulkarni #ifdef CONFIG_CAVIUM_ERRATUM_23144 2847fbf8f40eSGanapatrao Kulkarni { 2848fbf8f40eSGanapatrao Kulkarni .desc = "ITS: Cavium erratum 23144", 2849fbf8f40eSGanapatrao Kulkarni .iidr = 0xa100034c, /* ThunderX pass 1.x */ 2850fbf8f40eSGanapatrao Kulkarni .mask = 0xffff0fff, 2851fbf8f40eSGanapatrao Kulkarni .init = its_enable_quirk_cavium_23144, 2852fbf8f40eSGanapatrao Kulkarni }, 2853fbf8f40eSGanapatrao Kulkarni #endif 285490922a2dSShanker Donthineni #ifdef CONFIG_QCOM_QDF2400_ERRATUM_0065 285590922a2dSShanker Donthineni { 285690922a2dSShanker Donthineni .desc = "ITS: QDF2400 erratum 0065", 285790922a2dSShanker Donthineni .iidr = 0x00001070, /* QDF2400 ITS rev 1.x */ 285890922a2dSShanker Donthineni .mask = 0xffffffff, 285990922a2dSShanker Donthineni .init = its_enable_quirk_qdf2400_e0065, 286090922a2dSShanker Donthineni }, 286190922a2dSShanker Donthineni #endif 2862558b0165SArd Biesheuvel #ifdef CONFIG_SOCIONEXT_SYNQUACER_PREITS 2863558b0165SArd Biesheuvel { 2864558b0165SArd Biesheuvel /* 2865558b0165SArd Biesheuvel * The Socionext Synquacer SoC incorporates ARM's own GIC-500 2866558b0165SArd Biesheuvel * implementation, but with a 'pre-ITS' added that requires 2867558b0165SArd Biesheuvel * special handling in software. 2868558b0165SArd Biesheuvel */ 2869558b0165SArd Biesheuvel .desc = "ITS: Socionext Synquacer pre-ITS", 2870558b0165SArd Biesheuvel .iidr = 0x0001143b, 2871558b0165SArd Biesheuvel .mask = 0xffffffff, 2872558b0165SArd Biesheuvel .init = its_enable_quirk_socionext_synquacer, 2873558b0165SArd Biesheuvel }, 2874558b0165SArd Biesheuvel #endif 287567510ccaSRobert Richter { 287667510ccaSRobert Richter } 287767510ccaSRobert Richter }; 287867510ccaSRobert Richter 287967510ccaSRobert Richter static void its_enable_quirks(struct its_node *its) 288067510ccaSRobert Richter { 288167510ccaSRobert Richter u32 iidr = readl_relaxed(its->base + GITS_IIDR); 288267510ccaSRobert Richter 288367510ccaSRobert Richter gic_enable_quirks(iidr, its_quirks, its); 288467510ccaSRobert Richter } 288567510ccaSRobert Richter 2886db40f0a7STomasz Nowicki static int its_init_domain(struct fwnode_handle *handle, struct its_node *its) 2887d14ae5e6STomasz Nowicki { 2888d14ae5e6STomasz Nowicki struct irq_domain *inner_domain; 2889d14ae5e6STomasz Nowicki struct msi_domain_info *info; 2890d14ae5e6STomasz Nowicki 2891d14ae5e6STomasz Nowicki info = kzalloc(sizeof(*info), GFP_KERNEL); 2892d14ae5e6STomasz Nowicki if (!info) 2893d14ae5e6STomasz Nowicki return -ENOMEM; 2894d14ae5e6STomasz Nowicki 2895db40f0a7STomasz Nowicki inner_domain = irq_domain_create_tree(handle, &its_domain_ops, its); 2896d14ae5e6STomasz Nowicki if (!inner_domain) { 2897d14ae5e6STomasz Nowicki kfree(info); 2898d14ae5e6STomasz Nowicki return -ENOMEM; 2899d14ae5e6STomasz Nowicki } 2900d14ae5e6STomasz Nowicki 2901db40f0a7STomasz Nowicki inner_domain->parent = its_parent; 290296f0d93aSMarc Zyngier irq_domain_update_bus_token(inner_domain, DOMAIN_BUS_NEXUS); 2903558b0165SArd Biesheuvel inner_domain->flags |= its->msi_domain_flags; 2904d14ae5e6STomasz Nowicki info->ops = &its_msi_domain_ops; 2905d14ae5e6STomasz Nowicki info->data = its; 2906d14ae5e6STomasz Nowicki inner_domain->host_data = info; 2907d14ae5e6STomasz Nowicki 2908d14ae5e6STomasz Nowicki return 0; 2909d14ae5e6STomasz Nowicki } 2910d14ae5e6STomasz Nowicki 29118fff27aeSMarc Zyngier static int its_init_vpe_domain(void) 29128fff27aeSMarc Zyngier { 291320b3d54eSMarc Zyngier struct its_node *its; 291420b3d54eSMarc Zyngier u32 devid; 291520b3d54eSMarc Zyngier int entries; 291620b3d54eSMarc Zyngier 291720b3d54eSMarc Zyngier if (gic_rdists->has_direct_lpi) { 291820b3d54eSMarc Zyngier pr_info("ITS: Using DirectLPI for VPE invalidation\n"); 291920b3d54eSMarc Zyngier return 0; 292020b3d54eSMarc Zyngier } 292120b3d54eSMarc Zyngier 292220b3d54eSMarc Zyngier /* Any ITS will do, even if not v4 */ 292320b3d54eSMarc Zyngier its = list_first_entry(&its_nodes, struct its_node, entry); 292420b3d54eSMarc Zyngier 292520b3d54eSMarc Zyngier entries = roundup_pow_of_two(nr_cpu_ids); 292620b3d54eSMarc Zyngier vpe_proxy.vpes = kzalloc(sizeof(*vpe_proxy.vpes) * entries, 292720b3d54eSMarc Zyngier GFP_KERNEL); 292820b3d54eSMarc Zyngier if (!vpe_proxy.vpes) { 292920b3d54eSMarc Zyngier pr_err("ITS: Can't allocate GICv4 proxy device array\n"); 293020b3d54eSMarc Zyngier return -ENOMEM; 293120b3d54eSMarc Zyngier } 293220b3d54eSMarc Zyngier 293320b3d54eSMarc Zyngier /* Use the last possible DevID */ 293420b3d54eSMarc Zyngier devid = GENMASK(its->device_ids - 1, 0); 293520b3d54eSMarc Zyngier vpe_proxy.dev = its_create_device(its, devid, entries, false); 293620b3d54eSMarc Zyngier if (!vpe_proxy.dev) { 293720b3d54eSMarc Zyngier kfree(vpe_proxy.vpes); 293820b3d54eSMarc Zyngier pr_err("ITS: Can't allocate GICv4 proxy device\n"); 293920b3d54eSMarc Zyngier return -ENOMEM; 294020b3d54eSMarc Zyngier } 294120b3d54eSMarc Zyngier 294220b3d54eSMarc Zyngier BUG_ON(entries != vpe_proxy.dev->nr_ites); 294320b3d54eSMarc Zyngier 294420b3d54eSMarc Zyngier raw_spin_lock_init(&vpe_proxy.lock); 294520b3d54eSMarc Zyngier vpe_proxy.next_victim = 0; 294620b3d54eSMarc Zyngier pr_info("ITS: Allocated DevID %x as GICv4 proxy device (%d slots)\n", 294720b3d54eSMarc Zyngier devid, vpe_proxy.dev->nr_ites); 294820b3d54eSMarc Zyngier 29498fff27aeSMarc Zyngier return 0; 29508fff27aeSMarc Zyngier } 29518fff27aeSMarc Zyngier 29523dfa576bSMarc Zyngier static int __init its_compute_its_list_map(struct resource *res, 29533dfa576bSMarc Zyngier void __iomem *its_base) 29543dfa576bSMarc Zyngier { 29553dfa576bSMarc Zyngier int its_number; 29563dfa576bSMarc Zyngier u32 ctlr; 29573dfa576bSMarc Zyngier 29583dfa576bSMarc Zyngier /* 29593dfa576bSMarc Zyngier * This is assumed to be done early enough that we're 29603dfa576bSMarc Zyngier * guaranteed to be single-threaded, hence no 29613dfa576bSMarc Zyngier * locking. Should this change, we should address 29623dfa576bSMarc Zyngier * this. 29633dfa576bSMarc Zyngier */ 29643dfa576bSMarc Zyngier its_number = find_first_zero_bit(&its_list_map, ITS_LIST_MAX); 29653dfa576bSMarc Zyngier if (its_number >= ITS_LIST_MAX) { 29663dfa576bSMarc Zyngier pr_err("ITS@%pa: No ITSList entry available!\n", 29673dfa576bSMarc Zyngier &res->start); 29683dfa576bSMarc Zyngier return -EINVAL; 29693dfa576bSMarc Zyngier } 29703dfa576bSMarc Zyngier 29713dfa576bSMarc Zyngier ctlr = readl_relaxed(its_base + GITS_CTLR); 29723dfa576bSMarc Zyngier ctlr &= ~GITS_CTLR_ITS_NUMBER; 29733dfa576bSMarc Zyngier ctlr |= its_number << GITS_CTLR_ITS_NUMBER_SHIFT; 29743dfa576bSMarc Zyngier writel_relaxed(ctlr, its_base + GITS_CTLR); 29753dfa576bSMarc Zyngier ctlr = readl_relaxed(its_base + GITS_CTLR); 29763dfa576bSMarc Zyngier if ((ctlr & GITS_CTLR_ITS_NUMBER) != (its_number << GITS_CTLR_ITS_NUMBER_SHIFT)) { 29773dfa576bSMarc Zyngier its_number = ctlr & GITS_CTLR_ITS_NUMBER; 29783dfa576bSMarc Zyngier its_number >>= GITS_CTLR_ITS_NUMBER_SHIFT; 29793dfa576bSMarc Zyngier } 29803dfa576bSMarc Zyngier 29813dfa576bSMarc Zyngier if (test_and_set_bit(its_number, &its_list_map)) { 29823dfa576bSMarc Zyngier pr_err("ITS@%pa: Duplicate ITSList entry %d\n", 29833dfa576bSMarc Zyngier &res->start, its_number); 29843dfa576bSMarc Zyngier return -EINVAL; 29853dfa576bSMarc Zyngier } 29863dfa576bSMarc Zyngier 29873dfa576bSMarc Zyngier return its_number; 29883dfa576bSMarc Zyngier } 29893dfa576bSMarc Zyngier 2990db40f0a7STomasz Nowicki static int __init its_probe_one(struct resource *res, 2991db40f0a7STomasz Nowicki struct fwnode_handle *handle, int numa_node) 29924c21f3c2SMarc Zyngier { 29934c21f3c2SMarc Zyngier struct its_node *its; 29944c21f3c2SMarc Zyngier void __iomem *its_base; 29953dfa576bSMarc Zyngier u32 val, ctlr; 29963dfa576bSMarc Zyngier u64 baser, tmp, typer; 29974c21f3c2SMarc Zyngier int err; 29984c21f3c2SMarc Zyngier 2999db40f0a7STomasz Nowicki its_base = ioremap(res->start, resource_size(res)); 30004c21f3c2SMarc Zyngier if (!its_base) { 3001db40f0a7STomasz Nowicki pr_warn("ITS@%pa: Unable to map ITS registers\n", &res->start); 30024c21f3c2SMarc Zyngier return -ENOMEM; 30034c21f3c2SMarc Zyngier } 30044c21f3c2SMarc Zyngier 30054c21f3c2SMarc Zyngier val = readl_relaxed(its_base + GITS_PIDR2) & GIC_PIDR2_ARCH_MASK; 30064c21f3c2SMarc Zyngier if (val != 0x30 && val != 0x40) { 3007db40f0a7STomasz Nowicki pr_warn("ITS@%pa: No ITS detected, giving up\n", &res->start); 30084c21f3c2SMarc Zyngier err = -ENODEV; 30094c21f3c2SMarc Zyngier goto out_unmap; 30104c21f3c2SMarc Zyngier } 30114c21f3c2SMarc Zyngier 30124559fbb3SYun Wu err = its_force_quiescent(its_base); 30134559fbb3SYun Wu if (err) { 3014db40f0a7STomasz Nowicki pr_warn("ITS@%pa: Failed to quiesce, giving up\n", &res->start); 30154559fbb3SYun Wu goto out_unmap; 30164559fbb3SYun Wu } 30174559fbb3SYun Wu 3018db40f0a7STomasz Nowicki pr_info("ITS %pR\n", res); 30194c21f3c2SMarc Zyngier 30204c21f3c2SMarc Zyngier its = kzalloc(sizeof(*its), GFP_KERNEL); 30214c21f3c2SMarc Zyngier if (!its) { 30224c21f3c2SMarc Zyngier err = -ENOMEM; 30234c21f3c2SMarc Zyngier goto out_unmap; 30244c21f3c2SMarc Zyngier } 30254c21f3c2SMarc Zyngier 30264c21f3c2SMarc Zyngier raw_spin_lock_init(&its->lock); 30274c21f3c2SMarc Zyngier INIT_LIST_HEAD(&its->entry); 30284c21f3c2SMarc Zyngier INIT_LIST_HEAD(&its->its_device_list); 30293dfa576bSMarc Zyngier typer = gic_read_typer(its_base + GITS_TYPER); 30304c21f3c2SMarc Zyngier its->base = its_base; 3031db40f0a7STomasz Nowicki its->phys_base = res->start; 30323dfa576bSMarc Zyngier its->ite_size = GITS_TYPER_ITT_ENTRY_SIZE(typer); 3033fa150019SArd Biesheuvel its->device_ids = GITS_TYPER_DEVBITS(typer); 30343dfa576bSMarc Zyngier its->is_v4 = !!(typer & GITS_TYPER_VLPIS); 30353dfa576bSMarc Zyngier if (its->is_v4) { 30363dfa576bSMarc Zyngier if (!(typer & GITS_TYPER_VMOVP)) { 30373dfa576bSMarc Zyngier err = its_compute_its_list_map(res, its_base); 30383dfa576bSMarc Zyngier if (err < 0) 30393dfa576bSMarc Zyngier goto out_free_its; 30403dfa576bSMarc Zyngier 30413dfa576bSMarc Zyngier pr_info("ITS@%pa: Using ITS number %d\n", 30423dfa576bSMarc Zyngier &res->start, err); 30433dfa576bSMarc Zyngier } else { 30443dfa576bSMarc Zyngier pr_info("ITS@%pa: Single VMOVP capable\n", &res->start); 30453dfa576bSMarc Zyngier } 30463dfa576bSMarc Zyngier } 30473dfa576bSMarc Zyngier 3048db40f0a7STomasz Nowicki its->numa_node = numa_node; 30494c21f3c2SMarc Zyngier 30505bc13c2cSRobert Richter its->cmd_base = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, 30515bc13c2cSRobert Richter get_order(ITS_CMD_QUEUE_SZ)); 30524c21f3c2SMarc Zyngier if (!its->cmd_base) { 30534c21f3c2SMarc Zyngier err = -ENOMEM; 30544c21f3c2SMarc Zyngier goto out_free_its; 30554c21f3c2SMarc Zyngier } 30564c21f3c2SMarc Zyngier its->cmd_write = its->cmd_base; 3057558b0165SArd Biesheuvel its->fwnode_handle = handle; 3058558b0165SArd Biesheuvel its->get_msi_base = its_irq_get_msi_base; 3059558b0165SArd Biesheuvel its->msi_domain_flags = IRQ_DOMAIN_FLAG_MSI_REMAP; 30604c21f3c2SMarc Zyngier 306167510ccaSRobert Richter its_enable_quirks(its); 306267510ccaSRobert Richter 30630e0b0f69SShanker Donthineni err = its_alloc_tables(its); 30644c21f3c2SMarc Zyngier if (err) 30654c21f3c2SMarc Zyngier goto out_free_cmd; 30664c21f3c2SMarc Zyngier 30674c21f3c2SMarc Zyngier err = its_alloc_collections(its); 30684c21f3c2SMarc Zyngier if (err) 30694c21f3c2SMarc Zyngier goto out_free_tables; 30704c21f3c2SMarc Zyngier 30714c21f3c2SMarc Zyngier baser = (virt_to_phys(its->cmd_base) | 30722fd632a0SShanker Donthineni GITS_CBASER_RaWaWb | 30734c21f3c2SMarc Zyngier GITS_CBASER_InnerShareable | 30744c21f3c2SMarc Zyngier (ITS_CMD_QUEUE_SZ / SZ_4K - 1) | 30754c21f3c2SMarc Zyngier GITS_CBASER_VALID); 30764c21f3c2SMarc Zyngier 30770968a619SVladimir Murzin gits_write_cbaser(baser, its->base + GITS_CBASER); 30780968a619SVladimir Murzin tmp = gits_read_cbaser(its->base + GITS_CBASER); 30794c21f3c2SMarc Zyngier 30804ad3e363SMarc Zyngier if ((tmp ^ baser) & GITS_CBASER_SHAREABILITY_MASK) { 3081241a386cSMarc Zyngier if (!(tmp & GITS_CBASER_SHAREABILITY_MASK)) { 3082241a386cSMarc Zyngier /* 3083241a386cSMarc Zyngier * The HW reports non-shareable, we must 3084241a386cSMarc Zyngier * remove the cacheability attributes as 3085241a386cSMarc Zyngier * well. 3086241a386cSMarc Zyngier */ 3087241a386cSMarc Zyngier baser &= ~(GITS_CBASER_SHAREABILITY_MASK | 3088241a386cSMarc Zyngier GITS_CBASER_CACHEABILITY_MASK); 3089241a386cSMarc Zyngier baser |= GITS_CBASER_nC; 30900968a619SVladimir Murzin gits_write_cbaser(baser, its->base + GITS_CBASER); 3091241a386cSMarc Zyngier } 30924c21f3c2SMarc Zyngier pr_info("ITS: using cache flushing for cmd queue\n"); 30934c21f3c2SMarc Zyngier its->flags |= ITS_FLAGS_CMDQ_NEEDS_FLUSHING; 30944c21f3c2SMarc Zyngier } 30954c21f3c2SMarc Zyngier 30960968a619SVladimir Murzin gits_write_cwriter(0, its->base + GITS_CWRITER); 30973dfa576bSMarc Zyngier ctlr = readl_relaxed(its->base + GITS_CTLR); 3098d51c4b4dSMarc Zyngier ctlr |= GITS_CTLR_ENABLE; 3099d51c4b4dSMarc Zyngier if (its->is_v4) 3100d51c4b4dSMarc Zyngier ctlr |= GITS_CTLR_ImDe; 3101d51c4b4dSMarc Zyngier writel_relaxed(ctlr, its->base + GITS_CTLR); 3102241a386cSMarc Zyngier 3103db40f0a7STomasz Nowicki err = its_init_domain(handle, its); 3104d14ae5e6STomasz Nowicki if (err) 310554456db9SMarc Zyngier goto out_free_tables; 31064c21f3c2SMarc Zyngier 31074c21f3c2SMarc Zyngier spin_lock(&its_lock); 31084c21f3c2SMarc Zyngier list_add(&its->entry, &its_nodes); 31094c21f3c2SMarc Zyngier spin_unlock(&its_lock); 31104c21f3c2SMarc Zyngier 31114c21f3c2SMarc Zyngier return 0; 31124c21f3c2SMarc Zyngier 31134c21f3c2SMarc Zyngier out_free_tables: 31144c21f3c2SMarc Zyngier its_free_tables(its); 31154c21f3c2SMarc Zyngier out_free_cmd: 31165bc13c2cSRobert Richter free_pages((unsigned long)its->cmd_base, get_order(ITS_CMD_QUEUE_SZ)); 31174c21f3c2SMarc Zyngier out_free_its: 31184c21f3c2SMarc Zyngier kfree(its); 31194c21f3c2SMarc Zyngier out_unmap: 31204c21f3c2SMarc Zyngier iounmap(its_base); 3121db40f0a7STomasz Nowicki pr_err("ITS@%pa: failed probing (%d)\n", &res->start, err); 31224c21f3c2SMarc Zyngier return err; 31234c21f3c2SMarc Zyngier } 31244c21f3c2SMarc Zyngier 31254c21f3c2SMarc Zyngier static bool gic_rdists_supports_plpis(void) 31264c21f3c2SMarc Zyngier { 3127589ce5f4SMarc Zyngier return !!(gic_read_typer(gic_data_rdist_rd_base() + GICR_TYPER) & GICR_TYPER_PLPIS); 31284c21f3c2SMarc Zyngier } 31294c21f3c2SMarc Zyngier 31304c21f3c2SMarc Zyngier int its_cpu_init(void) 31314c21f3c2SMarc Zyngier { 313216acae72SVladimir Murzin if (!list_empty(&its_nodes)) { 31334c21f3c2SMarc Zyngier if (!gic_rdists_supports_plpis()) { 31344c21f3c2SMarc Zyngier pr_info("CPU%d: LPIs not supported\n", smp_processor_id()); 31354c21f3c2SMarc Zyngier return -ENXIO; 31364c21f3c2SMarc Zyngier } 31374c21f3c2SMarc Zyngier its_cpu_init_lpis(); 31384c21f3c2SMarc Zyngier its_cpu_init_collection(); 31394c21f3c2SMarc Zyngier } 31404c21f3c2SMarc Zyngier 31414c21f3c2SMarc Zyngier return 0; 31424c21f3c2SMarc Zyngier } 31434c21f3c2SMarc Zyngier 3144935bba7cSArvind Yadav static const struct of_device_id its_device_id[] = { 31454c21f3c2SMarc Zyngier { .compatible = "arm,gic-v3-its", }, 31464c21f3c2SMarc Zyngier {}, 31474c21f3c2SMarc Zyngier }; 31484c21f3c2SMarc Zyngier 3149db40f0a7STomasz Nowicki static int __init its_of_probe(struct device_node *node) 31504c21f3c2SMarc Zyngier { 31514c21f3c2SMarc Zyngier struct device_node *np; 3152db40f0a7STomasz Nowicki struct resource res; 31534c21f3c2SMarc Zyngier 31544c21f3c2SMarc Zyngier for (np = of_find_matching_node(node, its_device_id); np; 31554c21f3c2SMarc Zyngier np = of_find_matching_node(np, its_device_id)) { 3156d14ae5e6STomasz Nowicki if (!of_property_read_bool(np, "msi-controller")) { 3157e81f54c6SRob Herring pr_warn("%pOF: no msi-controller property, ITS ignored\n", 3158e81f54c6SRob Herring np); 3159d14ae5e6STomasz Nowicki continue; 3160d14ae5e6STomasz Nowicki } 3161d14ae5e6STomasz Nowicki 3162db40f0a7STomasz Nowicki if (of_address_to_resource(np, 0, &res)) { 3163e81f54c6SRob Herring pr_warn("%pOF: no regs?\n", np); 3164db40f0a7STomasz Nowicki continue; 31654c21f3c2SMarc Zyngier } 31664c21f3c2SMarc Zyngier 3167db40f0a7STomasz Nowicki its_probe_one(&res, &np->fwnode, of_node_to_nid(np)); 3168db40f0a7STomasz Nowicki } 3169db40f0a7STomasz Nowicki return 0; 3170db40f0a7STomasz Nowicki } 3171db40f0a7STomasz Nowicki 31723f010cf1STomasz Nowicki #ifdef CONFIG_ACPI 31733f010cf1STomasz Nowicki 31743f010cf1STomasz Nowicki #define ACPI_GICV3_ITS_MEM_SIZE (SZ_128K) 31753f010cf1STomasz Nowicki 3176d1ce263fSRobert Richter #ifdef CONFIG_ACPI_NUMA 3177dbd2b826SGanapatrao Kulkarni struct its_srat_map { 3178dbd2b826SGanapatrao Kulkarni /* numa node id */ 3179dbd2b826SGanapatrao Kulkarni u32 numa_node; 3180dbd2b826SGanapatrao Kulkarni /* GIC ITS ID */ 3181dbd2b826SGanapatrao Kulkarni u32 its_id; 3182dbd2b826SGanapatrao Kulkarni }; 3183dbd2b826SGanapatrao Kulkarni 3184fdf6e7a8SHanjun Guo static struct its_srat_map *its_srat_maps __initdata; 3185dbd2b826SGanapatrao Kulkarni static int its_in_srat __initdata; 3186dbd2b826SGanapatrao Kulkarni 3187dbd2b826SGanapatrao Kulkarni static int __init acpi_get_its_numa_node(u32 its_id) 3188dbd2b826SGanapatrao Kulkarni { 3189dbd2b826SGanapatrao Kulkarni int i; 3190dbd2b826SGanapatrao Kulkarni 3191dbd2b826SGanapatrao Kulkarni for (i = 0; i < its_in_srat; i++) { 3192dbd2b826SGanapatrao Kulkarni if (its_id == its_srat_maps[i].its_id) 3193dbd2b826SGanapatrao Kulkarni return its_srat_maps[i].numa_node; 3194dbd2b826SGanapatrao Kulkarni } 3195dbd2b826SGanapatrao Kulkarni return NUMA_NO_NODE; 3196dbd2b826SGanapatrao Kulkarni } 3197dbd2b826SGanapatrao Kulkarni 3198fdf6e7a8SHanjun Guo static int __init gic_acpi_match_srat_its(struct acpi_subtable_header *header, 3199fdf6e7a8SHanjun Guo const unsigned long end) 3200fdf6e7a8SHanjun Guo { 3201fdf6e7a8SHanjun Guo return 0; 3202fdf6e7a8SHanjun Guo } 3203fdf6e7a8SHanjun Guo 3204dbd2b826SGanapatrao Kulkarni static int __init gic_acpi_parse_srat_its(struct acpi_subtable_header *header, 3205dbd2b826SGanapatrao Kulkarni const unsigned long end) 3206dbd2b826SGanapatrao Kulkarni { 3207dbd2b826SGanapatrao Kulkarni int node; 3208dbd2b826SGanapatrao Kulkarni struct acpi_srat_gic_its_affinity *its_affinity; 3209dbd2b826SGanapatrao Kulkarni 3210dbd2b826SGanapatrao Kulkarni its_affinity = (struct acpi_srat_gic_its_affinity *)header; 3211dbd2b826SGanapatrao Kulkarni if (!its_affinity) 3212dbd2b826SGanapatrao Kulkarni return -EINVAL; 3213dbd2b826SGanapatrao Kulkarni 3214dbd2b826SGanapatrao Kulkarni if (its_affinity->header.length < sizeof(*its_affinity)) { 3215dbd2b826SGanapatrao Kulkarni pr_err("SRAT: Invalid header length %d in ITS affinity\n", 3216dbd2b826SGanapatrao Kulkarni its_affinity->header.length); 3217dbd2b826SGanapatrao Kulkarni return -EINVAL; 3218dbd2b826SGanapatrao Kulkarni } 3219dbd2b826SGanapatrao Kulkarni 3220dbd2b826SGanapatrao Kulkarni node = acpi_map_pxm_to_node(its_affinity->proximity_domain); 3221dbd2b826SGanapatrao Kulkarni 3222dbd2b826SGanapatrao Kulkarni if (node == NUMA_NO_NODE || node >= MAX_NUMNODES) { 3223dbd2b826SGanapatrao Kulkarni pr_err("SRAT: Invalid NUMA node %d in ITS affinity\n", node); 3224dbd2b826SGanapatrao Kulkarni return 0; 3225dbd2b826SGanapatrao Kulkarni } 3226dbd2b826SGanapatrao Kulkarni 3227dbd2b826SGanapatrao Kulkarni its_srat_maps[its_in_srat].numa_node = node; 3228dbd2b826SGanapatrao Kulkarni its_srat_maps[its_in_srat].its_id = its_affinity->its_id; 3229dbd2b826SGanapatrao Kulkarni its_in_srat++; 3230dbd2b826SGanapatrao Kulkarni pr_info("SRAT: PXM %d -> ITS %d -> Node %d\n", 3231dbd2b826SGanapatrao Kulkarni its_affinity->proximity_domain, its_affinity->its_id, node); 3232dbd2b826SGanapatrao Kulkarni 3233dbd2b826SGanapatrao Kulkarni return 0; 3234dbd2b826SGanapatrao Kulkarni } 3235dbd2b826SGanapatrao Kulkarni 3236dbd2b826SGanapatrao Kulkarni static void __init acpi_table_parse_srat_its(void) 3237dbd2b826SGanapatrao Kulkarni { 3238fdf6e7a8SHanjun Guo int count; 3239fdf6e7a8SHanjun Guo 3240fdf6e7a8SHanjun Guo count = acpi_table_parse_entries(ACPI_SIG_SRAT, 3241fdf6e7a8SHanjun Guo sizeof(struct acpi_table_srat), 3242fdf6e7a8SHanjun Guo ACPI_SRAT_TYPE_GIC_ITS_AFFINITY, 3243fdf6e7a8SHanjun Guo gic_acpi_match_srat_its, 0); 3244fdf6e7a8SHanjun Guo if (count <= 0) 3245fdf6e7a8SHanjun Guo return; 3246fdf6e7a8SHanjun Guo 3247fdf6e7a8SHanjun Guo its_srat_maps = kmalloc(count * sizeof(struct its_srat_map), 3248fdf6e7a8SHanjun Guo GFP_KERNEL); 3249fdf6e7a8SHanjun Guo if (!its_srat_maps) { 3250fdf6e7a8SHanjun Guo pr_warn("SRAT: Failed to allocate memory for its_srat_maps!\n"); 3251fdf6e7a8SHanjun Guo return; 3252fdf6e7a8SHanjun Guo } 3253fdf6e7a8SHanjun Guo 3254dbd2b826SGanapatrao Kulkarni acpi_table_parse_entries(ACPI_SIG_SRAT, 3255dbd2b826SGanapatrao Kulkarni sizeof(struct acpi_table_srat), 3256dbd2b826SGanapatrao Kulkarni ACPI_SRAT_TYPE_GIC_ITS_AFFINITY, 3257dbd2b826SGanapatrao Kulkarni gic_acpi_parse_srat_its, 0); 3258dbd2b826SGanapatrao Kulkarni } 3259fdf6e7a8SHanjun Guo 3260fdf6e7a8SHanjun Guo /* free the its_srat_maps after ITS probing */ 3261fdf6e7a8SHanjun Guo static void __init acpi_its_srat_maps_free(void) 3262fdf6e7a8SHanjun Guo { 3263fdf6e7a8SHanjun Guo kfree(its_srat_maps); 3264fdf6e7a8SHanjun Guo } 3265dbd2b826SGanapatrao Kulkarni #else 3266dbd2b826SGanapatrao Kulkarni static void __init acpi_table_parse_srat_its(void) { } 3267dbd2b826SGanapatrao Kulkarni static int __init acpi_get_its_numa_node(u32 its_id) { return NUMA_NO_NODE; } 3268fdf6e7a8SHanjun Guo static void __init acpi_its_srat_maps_free(void) { } 3269dbd2b826SGanapatrao Kulkarni #endif 3270dbd2b826SGanapatrao Kulkarni 32713f010cf1STomasz Nowicki static int __init gic_acpi_parse_madt_its(struct acpi_subtable_header *header, 32723f010cf1STomasz Nowicki const unsigned long end) 32733f010cf1STomasz Nowicki { 32743f010cf1STomasz Nowicki struct acpi_madt_generic_translator *its_entry; 32753f010cf1STomasz Nowicki struct fwnode_handle *dom_handle; 32763f010cf1STomasz Nowicki struct resource res; 32773f010cf1STomasz Nowicki int err; 32783f010cf1STomasz Nowicki 32793f010cf1STomasz Nowicki its_entry = (struct acpi_madt_generic_translator *)header; 32803f010cf1STomasz Nowicki memset(&res, 0, sizeof(res)); 32813f010cf1STomasz Nowicki res.start = its_entry->base_address; 32823f010cf1STomasz Nowicki res.end = its_entry->base_address + ACPI_GICV3_ITS_MEM_SIZE - 1; 32833f010cf1STomasz Nowicki res.flags = IORESOURCE_MEM; 32843f010cf1STomasz Nowicki 32853f010cf1STomasz Nowicki dom_handle = irq_domain_alloc_fwnode((void *)its_entry->base_address); 32863f010cf1STomasz Nowicki if (!dom_handle) { 32873f010cf1STomasz Nowicki pr_err("ITS@%pa: Unable to allocate GICv3 ITS domain token\n", 32883f010cf1STomasz Nowicki &res.start); 32893f010cf1STomasz Nowicki return -ENOMEM; 32903f010cf1STomasz Nowicki } 32913f010cf1STomasz Nowicki 32923f010cf1STomasz Nowicki err = iort_register_domain_token(its_entry->translation_id, dom_handle); 32933f010cf1STomasz Nowicki if (err) { 32943f010cf1STomasz Nowicki pr_err("ITS@%pa: Unable to register GICv3 ITS domain token (ITS ID %d) to IORT\n", 32953f010cf1STomasz Nowicki &res.start, its_entry->translation_id); 32963f010cf1STomasz Nowicki goto dom_err; 32973f010cf1STomasz Nowicki } 32983f010cf1STomasz Nowicki 3299dbd2b826SGanapatrao Kulkarni err = its_probe_one(&res, dom_handle, 3300dbd2b826SGanapatrao Kulkarni acpi_get_its_numa_node(its_entry->translation_id)); 33013f010cf1STomasz Nowicki if (!err) 33023f010cf1STomasz Nowicki return 0; 33033f010cf1STomasz Nowicki 33043f010cf1STomasz Nowicki iort_deregister_domain_token(its_entry->translation_id); 33053f010cf1STomasz Nowicki dom_err: 33063f010cf1STomasz Nowicki irq_domain_free_fwnode(dom_handle); 33073f010cf1STomasz Nowicki return err; 33083f010cf1STomasz Nowicki } 33093f010cf1STomasz Nowicki 33103f010cf1STomasz Nowicki static void __init its_acpi_probe(void) 33113f010cf1STomasz Nowicki { 3312dbd2b826SGanapatrao Kulkarni acpi_table_parse_srat_its(); 33133f010cf1STomasz Nowicki acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_TRANSLATOR, 33143f010cf1STomasz Nowicki gic_acpi_parse_madt_its, 0); 3315fdf6e7a8SHanjun Guo acpi_its_srat_maps_free(); 33163f010cf1STomasz Nowicki } 33173f010cf1STomasz Nowicki #else 33183f010cf1STomasz Nowicki static void __init its_acpi_probe(void) { } 33193f010cf1STomasz Nowicki #endif 33203f010cf1STomasz Nowicki 3321db40f0a7STomasz Nowicki int __init its_init(struct fwnode_handle *handle, struct rdists *rdists, 3322db40f0a7STomasz Nowicki struct irq_domain *parent_domain) 3323db40f0a7STomasz Nowicki { 3324db40f0a7STomasz Nowicki struct device_node *of_node; 33258fff27aeSMarc Zyngier struct its_node *its; 33268fff27aeSMarc Zyngier bool has_v4 = false; 33278fff27aeSMarc Zyngier int err; 3328db40f0a7STomasz Nowicki 3329db40f0a7STomasz Nowicki its_parent = parent_domain; 3330db40f0a7STomasz Nowicki of_node = to_of_node(handle); 3331db40f0a7STomasz Nowicki if (of_node) 3332db40f0a7STomasz Nowicki its_of_probe(of_node); 3333db40f0a7STomasz Nowicki else 33343f010cf1STomasz Nowicki its_acpi_probe(); 3335db40f0a7STomasz Nowicki 33364c21f3c2SMarc Zyngier if (list_empty(&its_nodes)) { 33374c21f3c2SMarc Zyngier pr_warn("ITS: No ITS available, not enabling LPIs\n"); 33384c21f3c2SMarc Zyngier return -ENXIO; 33394c21f3c2SMarc Zyngier } 33404c21f3c2SMarc Zyngier 33414c21f3c2SMarc Zyngier gic_rdists = rdists; 33428fff27aeSMarc Zyngier err = its_alloc_lpi_tables(); 33438fff27aeSMarc Zyngier if (err) 33448fff27aeSMarc Zyngier return err; 33458fff27aeSMarc Zyngier 33468fff27aeSMarc Zyngier list_for_each_entry(its, &its_nodes, entry) 33478fff27aeSMarc Zyngier has_v4 |= its->is_v4; 33488fff27aeSMarc Zyngier 33498fff27aeSMarc Zyngier if (has_v4 & rdists->has_vlpis) { 33503d63cb53SMarc Zyngier if (its_init_vpe_domain() || 33513d63cb53SMarc Zyngier its_init_v4(parent_domain, &its_vpe_domain_ops)) { 33528fff27aeSMarc Zyngier rdists->has_vlpis = false; 33538fff27aeSMarc Zyngier pr_err("ITS: Disabling GICv4 support\n"); 33548fff27aeSMarc Zyngier } 33558fff27aeSMarc Zyngier } 33568fff27aeSMarc Zyngier 33578fff27aeSMarc Zyngier return 0; 33584c21f3c2SMarc Zyngier } 3359