1 /* 2 * w83795.c - Linux kernel driver for hardware monitoring 3 * Copyright (C) 2008 Nuvoton Technology Corp. 4 * Wei Song 5 * Copyright (C) 2010 Jean Delvare <jdelvare@suse.de> 6 * 7 * This program is free software; you can redistribute it and/or modify 8 * it under the terms of the GNU General Public License as published by 9 * the Free Software Foundation - version 2. 10 * 11 * This program is distributed in the hope that it will be useful, 12 * but WITHOUT ANY WARRANTY; without even the implied warranty of 13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 14 * GNU General Public License for more details. 15 * 16 * You should have received a copy of the GNU General Public License 17 * along with this program; if not, write to the Free Software 18 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 19 * 02110-1301 USA. 20 * 21 * Supports following chips: 22 * 23 * Chip #vin #fanin #pwm #temp #dts wchipid vendid i2c ISA 24 * w83795g 21 14 8 6 8 0x79 0x5ca3 yes no 25 * w83795adg 18 14 2 6 8 0x79 0x5ca3 yes no 26 */ 27 28 #include <linux/kernel.h> 29 #include <linux/module.h> 30 #include <linux/init.h> 31 #include <linux/slab.h> 32 #include <linux/i2c.h> 33 #include <linux/hwmon.h> 34 #include <linux/hwmon-sysfs.h> 35 #include <linux/err.h> 36 #include <linux/mutex.h> 37 #include <linux/jiffies.h> 38 #include <linux/util_macros.h> 39 40 /* Addresses to scan */ 41 static const unsigned short normal_i2c[] = { 42 0x2c, 0x2d, 0x2e, 0x2f, I2C_CLIENT_END 43 }; 44 45 46 static bool reset; 47 module_param(reset, bool, 0); 48 MODULE_PARM_DESC(reset, "Set to 1 to reset chip, not recommended"); 49 50 51 #define W83795_REG_BANKSEL 0x00 52 #define W83795_REG_VENDORID 0xfd 53 #define W83795_REG_CHIPID 0xfe 54 #define W83795_REG_DEVICEID 0xfb 55 #define W83795_REG_DEVICEID_A 0xff 56 57 #define W83795_REG_I2C_ADDR 0xfc 58 #define W83795_REG_CONFIG 0x01 59 #define W83795_REG_CONFIG_CONFIG48 0x04 60 #define W83795_REG_CONFIG_START 0x01 61 62 /* Multi-Function Pin Ctrl Registers */ 63 #define W83795_REG_VOLT_CTRL1 0x02 64 #define W83795_REG_VOLT_CTRL2 0x03 65 #define W83795_REG_TEMP_CTRL1 0x04 66 #define W83795_REG_TEMP_CTRL2 0x05 67 #define W83795_REG_FANIN_CTRL1 0x06 68 #define W83795_REG_FANIN_CTRL2 0x07 69 #define W83795_REG_VMIGB_CTRL 0x08 70 71 #define TEMP_READ 0 72 #define TEMP_CRIT 1 73 #define TEMP_CRIT_HYST 2 74 #define TEMP_WARN 3 75 #define TEMP_WARN_HYST 4 76 /* 77 * only crit and crit_hyst affect real-time alarm status 78 * current crit crit_hyst warn warn_hyst 79 */ 80 static const u16 W83795_REG_TEMP[][5] = { 81 {0x21, 0x96, 0x97, 0x98, 0x99}, /* TD1/TR1 */ 82 {0x22, 0x9a, 0x9b, 0x9c, 0x9d}, /* TD2/TR2 */ 83 {0x23, 0x9e, 0x9f, 0xa0, 0xa1}, /* TD3/TR3 */ 84 {0x24, 0xa2, 0xa3, 0xa4, 0xa5}, /* TD4/TR4 */ 85 {0x1f, 0xa6, 0xa7, 0xa8, 0xa9}, /* TR5 */ 86 {0x20, 0xaa, 0xab, 0xac, 0xad}, /* TR6 */ 87 }; 88 89 #define IN_READ 0 90 #define IN_MAX 1 91 #define IN_LOW 2 92 static const u16 W83795_REG_IN[][3] = { 93 /* Current, HL, LL */ 94 {0x10, 0x70, 0x71}, /* VSEN1 */ 95 {0x11, 0x72, 0x73}, /* VSEN2 */ 96 {0x12, 0x74, 0x75}, /* VSEN3 */ 97 {0x13, 0x76, 0x77}, /* VSEN4 */ 98 {0x14, 0x78, 0x79}, /* VSEN5 */ 99 {0x15, 0x7a, 0x7b}, /* VSEN6 */ 100 {0x16, 0x7c, 0x7d}, /* VSEN7 */ 101 {0x17, 0x7e, 0x7f}, /* VSEN8 */ 102 {0x18, 0x80, 0x81}, /* VSEN9 */ 103 {0x19, 0x82, 0x83}, /* VSEN10 */ 104 {0x1A, 0x84, 0x85}, /* VSEN11 */ 105 {0x1B, 0x86, 0x87}, /* VTT */ 106 {0x1C, 0x88, 0x89}, /* 3VDD */ 107 {0x1D, 0x8a, 0x8b}, /* 3VSB */ 108 {0x1E, 0x8c, 0x8d}, /* VBAT */ 109 {0x1F, 0xa6, 0xa7}, /* VSEN12 */ 110 {0x20, 0xaa, 0xab}, /* VSEN13 */ 111 {0x21, 0x96, 0x97}, /* VSEN14 */ 112 {0x22, 0x9a, 0x9b}, /* VSEN15 */ 113 {0x23, 0x9e, 0x9f}, /* VSEN16 */ 114 {0x24, 0xa2, 0xa3}, /* VSEN17 */ 115 }; 116 #define W83795_REG_VRLSB 0x3C 117 118 static const u8 W83795_REG_IN_HL_LSB[] = { 119 0x8e, /* VSEN1-4 */ 120 0x90, /* VSEN5-8 */ 121 0x92, /* VSEN9-11 */ 122 0x94, /* VTT, 3VDD, 3VSB, 3VBAT */ 123 0xa8, /* VSEN12 */ 124 0xac, /* VSEN13 */ 125 0x98, /* VSEN14 */ 126 0x9c, /* VSEN15 */ 127 0xa0, /* VSEN16 */ 128 0xa4, /* VSEN17 */ 129 }; 130 131 #define IN_LSB_REG(index, type) \ 132 (((type) == 1) ? W83795_REG_IN_HL_LSB[(index)] \ 133 : (W83795_REG_IN_HL_LSB[(index)] + 1)) 134 135 #define IN_LSB_SHIFT 0 136 #define IN_LSB_IDX 1 137 static const u8 IN_LSB_SHIFT_IDX[][2] = { 138 /* High/Low LSB shift, LSB No. */ 139 {0x00, 0x00}, /* VSEN1 */ 140 {0x02, 0x00}, /* VSEN2 */ 141 {0x04, 0x00}, /* VSEN3 */ 142 {0x06, 0x00}, /* VSEN4 */ 143 {0x00, 0x01}, /* VSEN5 */ 144 {0x02, 0x01}, /* VSEN6 */ 145 {0x04, 0x01}, /* VSEN7 */ 146 {0x06, 0x01}, /* VSEN8 */ 147 {0x00, 0x02}, /* VSEN9 */ 148 {0x02, 0x02}, /* VSEN10 */ 149 {0x04, 0x02}, /* VSEN11 */ 150 {0x00, 0x03}, /* VTT */ 151 {0x02, 0x03}, /* 3VDD */ 152 {0x04, 0x03}, /* 3VSB */ 153 {0x06, 0x03}, /* VBAT */ 154 {0x06, 0x04}, /* VSEN12 */ 155 {0x06, 0x05}, /* VSEN13 */ 156 {0x06, 0x06}, /* VSEN14 */ 157 {0x06, 0x07}, /* VSEN15 */ 158 {0x06, 0x08}, /* VSEN16 */ 159 {0x06, 0x09}, /* VSEN17 */ 160 }; 161 162 163 #define W83795_REG_FAN(index) (0x2E + (index)) 164 #define W83795_REG_FAN_MIN_HL(index) (0xB6 + (index)) 165 #define W83795_REG_FAN_MIN_LSB(index) (0xC4 + (index) / 2) 166 #define W83795_REG_FAN_MIN_LSB_SHIFT(index) \ 167 (((index) & 1) ? 4 : 0) 168 169 #define W83795_REG_VID_CTRL 0x6A 170 171 #define W83795_REG_ALARM_CTRL 0x40 172 #define ALARM_CTRL_RTSACS (1 << 7) 173 #define W83795_REG_ALARM(index) (0x41 + (index)) 174 #define W83795_REG_CLR_CHASSIS 0x4D 175 #define W83795_REG_BEEP(index) (0x50 + (index)) 176 177 #define W83795_REG_OVT_CFG 0x58 178 #define OVT_CFG_SEL (1 << 7) 179 180 181 #define W83795_REG_FCMS1 0x201 182 #define W83795_REG_FCMS2 0x208 183 #define W83795_REG_TFMR(index) (0x202 + (index)) 184 #define W83795_REG_FOMC 0x20F 185 186 #define W83795_REG_TSS(index) (0x209 + (index)) 187 188 #define TSS_MAP_RESERVED 0xff 189 static const u8 tss_map[4][6] = { 190 { 0, 1, 2, 3, 4, 5}, 191 { 6, 7, 8, 9, 0, 1}, 192 {10, 11, 12, 13, 2, 3}, 193 { 4, 5, 4, 5, TSS_MAP_RESERVED, TSS_MAP_RESERVED}, 194 }; 195 196 #define PWM_OUTPUT 0 197 #define PWM_FREQ 1 198 #define PWM_START 2 199 #define PWM_NONSTOP 3 200 #define PWM_STOP_TIME 4 201 #define W83795_REG_PWM(index, nr) (0x210 + (nr) * 8 + (index)) 202 203 #define W83795_REG_FTSH(index) (0x240 + (index) * 2) 204 #define W83795_REG_FTSL(index) (0x241 + (index) * 2) 205 #define W83795_REG_TFTS 0x250 206 207 #define TEMP_PWM_TTTI 0 208 #define TEMP_PWM_CTFS 1 209 #define TEMP_PWM_HCT 2 210 #define TEMP_PWM_HOT 3 211 #define W83795_REG_TTTI(index) (0x260 + (index)) 212 #define W83795_REG_CTFS(index) (0x268 + (index)) 213 #define W83795_REG_HT(index) (0x270 + (index)) 214 215 #define SF4_TEMP 0 216 #define SF4_PWM 1 217 #define W83795_REG_SF4_TEMP(temp_num, index) \ 218 (0x280 + 0x10 * (temp_num) + (index)) 219 #define W83795_REG_SF4_PWM(temp_num, index) \ 220 (0x288 + 0x10 * (temp_num) + (index)) 221 222 #define W83795_REG_DTSC 0x301 223 #define W83795_REG_DTSE 0x302 224 #define W83795_REG_DTS(index) (0x26 + (index)) 225 #define W83795_REG_PECI_TBASE(index) (0x320 + (index)) 226 227 #define DTS_CRIT 0 228 #define DTS_CRIT_HYST 1 229 #define DTS_WARN 2 230 #define DTS_WARN_HYST 3 231 #define W83795_REG_DTS_EXT(index) (0xB2 + (index)) 232 233 #define SETUP_PWM_DEFAULT 0 234 #define SETUP_PWM_UPTIME 1 235 #define SETUP_PWM_DOWNTIME 2 236 #define W83795_REG_SETUP_PWM(index) (0x20C + (index)) 237 238 static inline u16 in_from_reg(u8 index, u16 val) 239 { 240 /* 3VDD, 3VSB and VBAT: 6 mV/bit; other inputs: 2 mV/bit */ 241 if (index >= 12 && index <= 14) 242 return val * 6; 243 else 244 return val * 2; 245 } 246 247 static inline u16 in_to_reg(u8 index, u16 val) 248 { 249 if (index >= 12 && index <= 14) 250 return val / 6; 251 else 252 return val / 2; 253 } 254 255 static inline unsigned long fan_from_reg(u16 val) 256 { 257 if ((val == 0xfff) || (val == 0)) 258 return 0; 259 return 1350000UL / val; 260 } 261 262 static inline u16 fan_to_reg(long rpm) 263 { 264 if (rpm <= 0) 265 return 0x0fff; 266 return clamp_val((1350000 + (rpm >> 1)) / rpm, 1, 0xffe); 267 } 268 269 static inline unsigned long time_from_reg(u8 reg) 270 { 271 return reg * 100; 272 } 273 274 static inline u8 time_to_reg(unsigned long val) 275 { 276 return clamp_val((val + 50) / 100, 0, 0xff); 277 } 278 279 static inline long temp_from_reg(s8 reg) 280 { 281 return reg * 1000; 282 } 283 284 static inline s8 temp_to_reg(long val, s8 min, s8 max) 285 { 286 return clamp_val(val / 1000, min, max); 287 } 288 289 static const u16 pwm_freq_cksel0[16] = { 290 1024, 512, 341, 256, 205, 171, 146, 128, 291 85, 64, 32, 16, 8, 4, 2, 1 292 }; 293 294 static unsigned int pwm_freq_from_reg(u8 reg, u16 clkin) 295 { 296 unsigned long base_clock; 297 298 if (reg & 0x80) { 299 base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); 300 return base_clock / ((reg & 0x7f) + 1); 301 } else 302 return pwm_freq_cksel0[reg & 0x0f]; 303 } 304 305 static u8 pwm_freq_to_reg(unsigned long val, u16 clkin) 306 { 307 unsigned long base_clock; 308 u8 reg0, reg1; 309 unsigned long best0, best1; 310 311 /* Best fit for cksel = 0 */ 312 reg0 = find_closest_descending(val, pwm_freq_cksel0, 313 ARRAY_SIZE(pwm_freq_cksel0)); 314 if (val < 375) /* cksel = 1 can't beat this */ 315 return reg0; 316 best0 = pwm_freq_cksel0[reg0]; 317 318 /* Best fit for cksel = 1 */ 319 base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); 320 reg1 = clamp_val(DIV_ROUND_CLOSEST(base_clock, val), 1, 128); 321 best1 = base_clock / reg1; 322 reg1 = 0x80 | (reg1 - 1); 323 324 /* Choose the closest one */ 325 if (abs(val - best0) > abs(val - best1)) 326 return reg1; 327 else 328 return reg0; 329 } 330 331 enum chip_types {w83795g, w83795adg}; 332 333 struct w83795_data { 334 struct device *hwmon_dev; 335 struct mutex update_lock; 336 unsigned long last_updated; /* In jiffies */ 337 enum chip_types chip_type; 338 339 u8 bank; 340 341 u32 has_in; /* Enable monitor VIN or not */ 342 u8 has_dyn_in; /* Only in2-0 can have this */ 343 u16 in[21][3]; /* Register value, read/high/low */ 344 u8 in_lsb[10][3]; /* LSB Register value, high/low */ 345 u8 has_gain; /* has gain: in17-20 * 8 */ 346 347 u16 has_fan; /* Enable fan14-1 or not */ 348 u16 fan[14]; /* Register value combine */ 349 u16 fan_min[14]; /* Register value combine */ 350 351 u8 has_temp; /* Enable monitor temp6-1 or not */ 352 s8 temp[6][5]; /* current, crit, crit_hyst, warn, warn_hyst */ 353 u8 temp_read_vrlsb[6]; 354 u8 temp_mode; /* Bit vector, 0 = TR, 1 = TD */ 355 u8 temp_src[3]; /* Register value */ 356 357 u8 enable_dts; /* 358 * Enable PECI and SB-TSI, 359 * bit 0: =1 enable, =0 disable, 360 * bit 1: =1 AMD SB-TSI, =0 Intel PECI 361 */ 362 u8 has_dts; /* Enable monitor DTS temp */ 363 s8 dts[8]; /* Register value */ 364 u8 dts_read_vrlsb[8]; /* Register value */ 365 s8 dts_ext[4]; /* Register value */ 366 367 u8 has_pwm; /* 368 * 795g supports 8 pwm, 795adg only supports 2, 369 * no config register, only affected by chip 370 * type 371 */ 372 u8 pwm[8][5]; /* 373 * Register value, output, freq, start, 374 * non stop, stop time 375 */ 376 u16 clkin; /* CLKIN frequency in kHz */ 377 u8 pwm_fcms[2]; /* Register value */ 378 u8 pwm_tfmr[6]; /* Register value */ 379 u8 pwm_fomc; /* Register value */ 380 381 u16 target_speed[8]; /* 382 * Register value, target speed for speed 383 * cruise 384 */ 385 u8 tol_speed; /* tolerance of target speed */ 386 u8 pwm_temp[6][4]; /* TTTI, CTFS, HCT, HOT */ 387 u8 sf4_reg[6][2][7]; /* 6 temp, temp/dcpwm, 7 registers */ 388 389 u8 setup_pwm[3]; /* Register value */ 390 391 u8 alarms[6]; /* Register value */ 392 u8 enable_beep; 393 u8 beeps[6]; /* Register value */ 394 395 char valid; 396 char valid_limits; 397 char valid_pwm_config; 398 }; 399 400 /* 401 * Hardware access 402 * We assume that nobdody can change the bank outside the driver. 403 */ 404 405 /* Must be called with data->update_lock held, except during initialization */ 406 static int w83795_set_bank(struct i2c_client *client, u8 bank) 407 { 408 struct w83795_data *data = i2c_get_clientdata(client); 409 int err; 410 411 /* If the same bank is already set, nothing to do */ 412 if ((data->bank & 0x07) == bank) 413 return 0; 414 415 /* Change to new bank, preserve all other bits */ 416 bank |= data->bank & ~0x07; 417 err = i2c_smbus_write_byte_data(client, W83795_REG_BANKSEL, bank); 418 if (err < 0) { 419 dev_err(&client->dev, 420 "Failed to set bank to %d, err %d\n", 421 (int)bank, err); 422 return err; 423 } 424 data->bank = bank; 425 426 return 0; 427 } 428 429 /* Must be called with data->update_lock held, except during initialization */ 430 static u8 w83795_read(struct i2c_client *client, u16 reg) 431 { 432 int err; 433 434 err = w83795_set_bank(client, reg >> 8); 435 if (err < 0) 436 return 0x00; /* Arbitrary */ 437 438 err = i2c_smbus_read_byte_data(client, reg & 0xff); 439 if (err < 0) { 440 dev_err(&client->dev, 441 "Failed to read from register 0x%03x, err %d\n", 442 (int)reg, err); 443 return 0x00; /* Arbitrary */ 444 } 445 return err; 446 } 447 448 /* Must be called with data->update_lock held, except during initialization */ 449 static int w83795_write(struct i2c_client *client, u16 reg, u8 value) 450 { 451 int err; 452 453 err = w83795_set_bank(client, reg >> 8); 454 if (err < 0) 455 return err; 456 457 err = i2c_smbus_write_byte_data(client, reg & 0xff, value); 458 if (err < 0) 459 dev_err(&client->dev, 460 "Failed to write to register 0x%03x, err %d\n", 461 (int)reg, err); 462 return err; 463 } 464 465 static void w83795_update_limits(struct i2c_client *client) 466 { 467 struct w83795_data *data = i2c_get_clientdata(client); 468 int i, limit; 469 u8 lsb; 470 471 /* Read the voltage limits */ 472 for (i = 0; i < ARRAY_SIZE(data->in); i++) { 473 if (!(data->has_in & (1 << i))) 474 continue; 475 data->in[i][IN_MAX] = 476 w83795_read(client, W83795_REG_IN[i][IN_MAX]); 477 data->in[i][IN_LOW] = 478 w83795_read(client, W83795_REG_IN[i][IN_LOW]); 479 } 480 for (i = 0; i < ARRAY_SIZE(data->in_lsb); i++) { 481 if ((i == 2 && data->chip_type == w83795adg) || 482 (i >= 4 && !(data->has_in & (1 << (i + 11))))) 483 continue; 484 data->in_lsb[i][IN_MAX] = 485 w83795_read(client, IN_LSB_REG(i, IN_MAX)); 486 data->in_lsb[i][IN_LOW] = 487 w83795_read(client, IN_LSB_REG(i, IN_LOW)); 488 } 489 490 /* Read the fan limits */ 491 lsb = 0; /* Silent false gcc warning */ 492 for (i = 0; i < ARRAY_SIZE(data->fan); i++) { 493 /* 494 * Each register contains LSB for 2 fans, but we want to 495 * read it only once to save time 496 */ 497 if ((i & 1) == 0 && (data->has_fan & (3 << i))) 498 lsb = w83795_read(client, W83795_REG_FAN_MIN_LSB(i)); 499 500 if (!(data->has_fan & (1 << i))) 501 continue; 502 data->fan_min[i] = 503 w83795_read(client, W83795_REG_FAN_MIN_HL(i)) << 4; 504 data->fan_min[i] |= 505 (lsb >> W83795_REG_FAN_MIN_LSB_SHIFT(i)) & 0x0F; 506 } 507 508 /* Read the temperature limits */ 509 for (i = 0; i < ARRAY_SIZE(data->temp); i++) { 510 if (!(data->has_temp & (1 << i))) 511 continue; 512 for (limit = TEMP_CRIT; limit <= TEMP_WARN_HYST; limit++) 513 data->temp[i][limit] = 514 w83795_read(client, W83795_REG_TEMP[i][limit]); 515 } 516 517 /* Read the DTS limits */ 518 if (data->enable_dts) { 519 for (limit = DTS_CRIT; limit <= DTS_WARN_HYST; limit++) 520 data->dts_ext[limit] = 521 w83795_read(client, W83795_REG_DTS_EXT(limit)); 522 } 523 524 /* Read beep settings */ 525 if (data->enable_beep) { 526 for (i = 0; i < ARRAY_SIZE(data->beeps); i++) 527 data->beeps[i] = 528 w83795_read(client, W83795_REG_BEEP(i)); 529 } 530 531 data->valid_limits = 1; 532 } 533 534 static struct w83795_data *w83795_update_pwm_config(struct device *dev) 535 { 536 struct i2c_client *client = to_i2c_client(dev); 537 struct w83795_data *data = i2c_get_clientdata(client); 538 int i, tmp; 539 540 mutex_lock(&data->update_lock); 541 542 if (data->valid_pwm_config) 543 goto END; 544 545 /* Read temperature source selection */ 546 for (i = 0; i < ARRAY_SIZE(data->temp_src); i++) 547 data->temp_src[i] = w83795_read(client, W83795_REG_TSS(i)); 548 549 /* Read automatic fan speed control settings */ 550 data->pwm_fcms[0] = w83795_read(client, W83795_REG_FCMS1); 551 data->pwm_fcms[1] = w83795_read(client, W83795_REG_FCMS2); 552 for (i = 0; i < ARRAY_SIZE(data->pwm_tfmr); i++) 553 data->pwm_tfmr[i] = w83795_read(client, W83795_REG_TFMR(i)); 554 data->pwm_fomc = w83795_read(client, W83795_REG_FOMC); 555 for (i = 0; i < data->has_pwm; i++) { 556 for (tmp = PWM_FREQ; tmp <= PWM_STOP_TIME; tmp++) 557 data->pwm[i][tmp] = 558 w83795_read(client, W83795_REG_PWM(i, tmp)); 559 } 560 for (i = 0; i < ARRAY_SIZE(data->target_speed); i++) { 561 data->target_speed[i] = 562 w83795_read(client, W83795_REG_FTSH(i)) << 4; 563 data->target_speed[i] |= 564 w83795_read(client, W83795_REG_FTSL(i)) >> 4; 565 } 566 data->tol_speed = w83795_read(client, W83795_REG_TFTS) & 0x3f; 567 568 for (i = 0; i < ARRAY_SIZE(data->pwm_temp); i++) { 569 data->pwm_temp[i][TEMP_PWM_TTTI] = 570 w83795_read(client, W83795_REG_TTTI(i)) & 0x7f; 571 data->pwm_temp[i][TEMP_PWM_CTFS] = 572 w83795_read(client, W83795_REG_CTFS(i)); 573 tmp = w83795_read(client, W83795_REG_HT(i)); 574 data->pwm_temp[i][TEMP_PWM_HCT] = tmp >> 4; 575 data->pwm_temp[i][TEMP_PWM_HOT] = tmp & 0x0f; 576 } 577 578 /* Read SmartFanIV trip points */ 579 for (i = 0; i < ARRAY_SIZE(data->sf4_reg); i++) { 580 for (tmp = 0; tmp < 7; tmp++) { 581 data->sf4_reg[i][SF4_TEMP][tmp] = 582 w83795_read(client, 583 W83795_REG_SF4_TEMP(i, tmp)); 584 data->sf4_reg[i][SF4_PWM][tmp] = 585 w83795_read(client, W83795_REG_SF4_PWM(i, tmp)); 586 } 587 } 588 589 /* Read setup PWM */ 590 for (i = 0; i < ARRAY_SIZE(data->setup_pwm); i++) 591 data->setup_pwm[i] = 592 w83795_read(client, W83795_REG_SETUP_PWM(i)); 593 594 data->valid_pwm_config = 1; 595 596 END: 597 mutex_unlock(&data->update_lock); 598 return data; 599 } 600 601 static struct w83795_data *w83795_update_device(struct device *dev) 602 { 603 struct i2c_client *client = to_i2c_client(dev); 604 struct w83795_data *data = i2c_get_clientdata(client); 605 u16 tmp; 606 u8 intrusion; 607 int i; 608 609 mutex_lock(&data->update_lock); 610 611 if (!data->valid_limits) 612 w83795_update_limits(client); 613 614 if (!(time_after(jiffies, data->last_updated + HZ * 2) 615 || !data->valid)) 616 goto END; 617 618 /* Update the voltages value */ 619 for (i = 0; i < ARRAY_SIZE(data->in); i++) { 620 if (!(data->has_in & (1 << i))) 621 continue; 622 tmp = w83795_read(client, W83795_REG_IN[i][IN_READ]) << 2; 623 tmp |= w83795_read(client, W83795_REG_VRLSB) >> 6; 624 data->in[i][IN_READ] = tmp; 625 } 626 627 /* in0-2 can have dynamic limits (W83795G only) */ 628 if (data->has_dyn_in) { 629 u8 lsb_max = w83795_read(client, IN_LSB_REG(0, IN_MAX)); 630 u8 lsb_low = w83795_read(client, IN_LSB_REG(0, IN_LOW)); 631 632 for (i = 0; i < 3; i++) { 633 if (!(data->has_dyn_in & (1 << i))) 634 continue; 635 data->in[i][IN_MAX] = 636 w83795_read(client, W83795_REG_IN[i][IN_MAX]); 637 data->in[i][IN_LOW] = 638 w83795_read(client, W83795_REG_IN[i][IN_LOW]); 639 data->in_lsb[i][IN_MAX] = (lsb_max >> (2 * i)) & 0x03; 640 data->in_lsb[i][IN_LOW] = (lsb_low >> (2 * i)) & 0x03; 641 } 642 } 643 644 /* Update fan */ 645 for (i = 0; i < ARRAY_SIZE(data->fan); i++) { 646 if (!(data->has_fan & (1 << i))) 647 continue; 648 data->fan[i] = w83795_read(client, W83795_REG_FAN(i)) << 4; 649 data->fan[i] |= w83795_read(client, W83795_REG_VRLSB) >> 4; 650 } 651 652 /* Update temperature */ 653 for (i = 0; i < ARRAY_SIZE(data->temp); i++) { 654 data->temp[i][TEMP_READ] = 655 w83795_read(client, W83795_REG_TEMP[i][TEMP_READ]); 656 data->temp_read_vrlsb[i] = 657 w83795_read(client, W83795_REG_VRLSB); 658 } 659 660 /* Update dts temperature */ 661 if (data->enable_dts) { 662 for (i = 0; i < ARRAY_SIZE(data->dts); i++) { 663 if (!(data->has_dts & (1 << i))) 664 continue; 665 data->dts[i] = 666 w83795_read(client, W83795_REG_DTS(i)); 667 data->dts_read_vrlsb[i] = 668 w83795_read(client, W83795_REG_VRLSB); 669 } 670 } 671 672 /* Update pwm output */ 673 for (i = 0; i < data->has_pwm; i++) { 674 data->pwm[i][PWM_OUTPUT] = 675 w83795_read(client, W83795_REG_PWM(i, PWM_OUTPUT)); 676 } 677 678 /* 679 * Update intrusion and alarms 680 * It is important to read intrusion first, because reading from 681 * register SMI STS6 clears the interrupt status temporarily. 682 */ 683 tmp = w83795_read(client, W83795_REG_ALARM_CTRL); 684 /* Switch to interrupt status for intrusion if needed */ 685 if (tmp & ALARM_CTRL_RTSACS) 686 w83795_write(client, W83795_REG_ALARM_CTRL, 687 tmp & ~ALARM_CTRL_RTSACS); 688 intrusion = w83795_read(client, W83795_REG_ALARM(5)) & (1 << 6); 689 /* Switch to real-time alarms */ 690 w83795_write(client, W83795_REG_ALARM_CTRL, tmp | ALARM_CTRL_RTSACS); 691 for (i = 0; i < ARRAY_SIZE(data->alarms); i++) 692 data->alarms[i] = w83795_read(client, W83795_REG_ALARM(i)); 693 data->alarms[5] |= intrusion; 694 /* Restore original configuration if needed */ 695 if (!(tmp & ALARM_CTRL_RTSACS)) 696 w83795_write(client, W83795_REG_ALARM_CTRL, 697 tmp & ~ALARM_CTRL_RTSACS); 698 699 data->last_updated = jiffies; 700 data->valid = 1; 701 702 END: 703 mutex_unlock(&data->update_lock); 704 return data; 705 } 706 707 /* 708 * Sysfs attributes 709 */ 710 711 #define ALARM_STATUS 0 712 #define BEEP_ENABLE 1 713 static ssize_t 714 show_alarm_beep(struct device *dev, struct device_attribute *attr, char *buf) 715 { 716 struct w83795_data *data = w83795_update_device(dev); 717 struct sensor_device_attribute_2 *sensor_attr = 718 to_sensor_dev_attr_2(attr); 719 int nr = sensor_attr->nr; 720 int index = sensor_attr->index >> 3; 721 int bit = sensor_attr->index & 0x07; 722 u8 val; 723 724 if (nr == ALARM_STATUS) 725 val = (data->alarms[index] >> bit) & 1; 726 else /* BEEP_ENABLE */ 727 val = (data->beeps[index] >> bit) & 1; 728 729 return sprintf(buf, "%u\n", val); 730 } 731 732 static ssize_t 733 store_beep(struct device *dev, struct device_attribute *attr, 734 const char *buf, size_t count) 735 { 736 struct i2c_client *client = to_i2c_client(dev); 737 struct w83795_data *data = i2c_get_clientdata(client); 738 struct sensor_device_attribute_2 *sensor_attr = 739 to_sensor_dev_attr_2(attr); 740 int index = sensor_attr->index >> 3; 741 int shift = sensor_attr->index & 0x07; 742 u8 beep_bit = 1 << shift; 743 unsigned long val; 744 745 if (kstrtoul(buf, 10, &val) < 0) 746 return -EINVAL; 747 if (val != 0 && val != 1) 748 return -EINVAL; 749 750 mutex_lock(&data->update_lock); 751 data->beeps[index] = w83795_read(client, W83795_REG_BEEP(index)); 752 data->beeps[index] &= ~beep_bit; 753 data->beeps[index] |= val << shift; 754 w83795_write(client, W83795_REG_BEEP(index), data->beeps[index]); 755 mutex_unlock(&data->update_lock); 756 757 return count; 758 } 759 760 /* Write 0 to clear chassis alarm */ 761 static ssize_t 762 store_chassis_clear(struct device *dev, 763 struct device_attribute *attr, const char *buf, 764 size_t count) 765 { 766 struct i2c_client *client = to_i2c_client(dev); 767 struct w83795_data *data = i2c_get_clientdata(client); 768 unsigned long val; 769 770 if (kstrtoul(buf, 10, &val) < 0 || val != 0) 771 return -EINVAL; 772 773 mutex_lock(&data->update_lock); 774 val = w83795_read(client, W83795_REG_CLR_CHASSIS); 775 val |= 0x80; 776 w83795_write(client, W83795_REG_CLR_CHASSIS, val); 777 778 /* Clear status and force cache refresh */ 779 w83795_read(client, W83795_REG_ALARM(5)); 780 data->valid = 0; 781 mutex_unlock(&data->update_lock); 782 return count; 783 } 784 785 #define FAN_INPUT 0 786 #define FAN_MIN 1 787 static ssize_t 788 show_fan(struct device *dev, struct device_attribute *attr, char *buf) 789 { 790 struct sensor_device_attribute_2 *sensor_attr = 791 to_sensor_dev_attr_2(attr); 792 int nr = sensor_attr->nr; 793 int index = sensor_attr->index; 794 struct w83795_data *data = w83795_update_device(dev); 795 u16 val; 796 797 if (nr == FAN_INPUT) 798 val = data->fan[index] & 0x0fff; 799 else 800 val = data->fan_min[index] & 0x0fff; 801 802 return sprintf(buf, "%lu\n", fan_from_reg(val)); 803 } 804 805 static ssize_t 806 store_fan_min(struct device *dev, struct device_attribute *attr, 807 const char *buf, size_t count) 808 { 809 struct sensor_device_attribute_2 *sensor_attr = 810 to_sensor_dev_attr_2(attr); 811 int index = sensor_attr->index; 812 struct i2c_client *client = to_i2c_client(dev); 813 struct w83795_data *data = i2c_get_clientdata(client); 814 unsigned long val; 815 816 if (kstrtoul(buf, 10, &val)) 817 return -EINVAL; 818 val = fan_to_reg(val); 819 820 mutex_lock(&data->update_lock); 821 data->fan_min[index] = val; 822 w83795_write(client, W83795_REG_FAN_MIN_HL(index), (val >> 4) & 0xff); 823 val &= 0x0f; 824 if (index & 1) { 825 val <<= 4; 826 val |= w83795_read(client, W83795_REG_FAN_MIN_LSB(index)) 827 & 0x0f; 828 } else { 829 val |= w83795_read(client, W83795_REG_FAN_MIN_LSB(index)) 830 & 0xf0; 831 } 832 w83795_write(client, W83795_REG_FAN_MIN_LSB(index), val & 0xff); 833 mutex_unlock(&data->update_lock); 834 835 return count; 836 } 837 838 static ssize_t 839 show_pwm(struct device *dev, struct device_attribute *attr, char *buf) 840 { 841 struct w83795_data *data; 842 struct sensor_device_attribute_2 *sensor_attr = 843 to_sensor_dev_attr_2(attr); 844 int nr = sensor_attr->nr; 845 int index = sensor_attr->index; 846 unsigned int val; 847 848 data = nr == PWM_OUTPUT ? w83795_update_device(dev) 849 : w83795_update_pwm_config(dev); 850 851 switch (nr) { 852 case PWM_STOP_TIME: 853 val = time_from_reg(data->pwm[index][nr]); 854 break; 855 case PWM_FREQ: 856 val = pwm_freq_from_reg(data->pwm[index][nr], data->clkin); 857 break; 858 default: 859 val = data->pwm[index][nr]; 860 break; 861 } 862 863 return sprintf(buf, "%u\n", val); 864 } 865 866 static ssize_t 867 store_pwm(struct device *dev, struct device_attribute *attr, 868 const char *buf, size_t count) 869 { 870 struct i2c_client *client = to_i2c_client(dev); 871 struct w83795_data *data = i2c_get_clientdata(client); 872 struct sensor_device_attribute_2 *sensor_attr = 873 to_sensor_dev_attr_2(attr); 874 int nr = sensor_attr->nr; 875 int index = sensor_attr->index; 876 unsigned long val; 877 878 if (kstrtoul(buf, 10, &val) < 0) 879 return -EINVAL; 880 881 mutex_lock(&data->update_lock); 882 switch (nr) { 883 case PWM_STOP_TIME: 884 val = time_to_reg(val); 885 break; 886 case PWM_FREQ: 887 val = pwm_freq_to_reg(val, data->clkin); 888 break; 889 default: 890 val = clamp_val(val, 0, 0xff); 891 break; 892 } 893 w83795_write(client, W83795_REG_PWM(index, nr), val); 894 data->pwm[index][nr] = val; 895 mutex_unlock(&data->update_lock); 896 return count; 897 } 898 899 static ssize_t 900 show_pwm_enable(struct device *dev, struct device_attribute *attr, char *buf) 901 { 902 struct sensor_device_attribute_2 *sensor_attr = 903 to_sensor_dev_attr_2(attr); 904 struct w83795_data *data = w83795_update_pwm_config(dev); 905 int index = sensor_attr->index; 906 u8 tmp; 907 908 /* Speed cruise mode */ 909 if (data->pwm_fcms[0] & (1 << index)) { 910 tmp = 2; 911 goto out; 912 } 913 /* Thermal cruise or SmartFan IV mode */ 914 for (tmp = 0; tmp < 6; tmp++) { 915 if (data->pwm_tfmr[tmp] & (1 << index)) { 916 tmp = 3; 917 goto out; 918 } 919 } 920 /* Manual mode */ 921 tmp = 1; 922 923 out: 924 return sprintf(buf, "%u\n", tmp); 925 } 926 927 static ssize_t 928 store_pwm_enable(struct device *dev, struct device_attribute *attr, 929 const char *buf, size_t count) 930 { 931 struct i2c_client *client = to_i2c_client(dev); 932 struct w83795_data *data = w83795_update_pwm_config(dev); 933 struct sensor_device_attribute_2 *sensor_attr = 934 to_sensor_dev_attr_2(attr); 935 int index = sensor_attr->index; 936 unsigned long val; 937 int i; 938 939 if (kstrtoul(buf, 10, &val) < 0) 940 return -EINVAL; 941 if (val < 1 || val > 2) 942 return -EINVAL; 943 944 #ifndef CONFIG_SENSORS_W83795_FANCTRL 945 if (val > 1) { 946 dev_warn(dev, "Automatic fan speed control support disabled\n"); 947 dev_warn(dev, "Build with CONFIG_SENSORS_W83795_FANCTRL=y if you want it\n"); 948 return -EOPNOTSUPP; 949 } 950 #endif 951 952 mutex_lock(&data->update_lock); 953 switch (val) { 954 case 1: 955 /* Clear speed cruise mode bits */ 956 data->pwm_fcms[0] &= ~(1 << index); 957 w83795_write(client, W83795_REG_FCMS1, data->pwm_fcms[0]); 958 /* Clear thermal cruise mode bits */ 959 for (i = 0; i < 6; i++) { 960 data->pwm_tfmr[i] &= ~(1 << index); 961 w83795_write(client, W83795_REG_TFMR(i), 962 data->pwm_tfmr[i]); 963 } 964 break; 965 case 2: 966 data->pwm_fcms[0] |= (1 << index); 967 w83795_write(client, W83795_REG_FCMS1, data->pwm_fcms[0]); 968 break; 969 } 970 mutex_unlock(&data->update_lock); 971 return count; 972 } 973 974 static ssize_t 975 show_pwm_mode(struct device *dev, struct device_attribute *attr, char *buf) 976 { 977 struct w83795_data *data = w83795_update_pwm_config(dev); 978 int index = to_sensor_dev_attr_2(attr)->index; 979 unsigned int mode; 980 981 if (data->pwm_fomc & (1 << index)) 982 mode = 0; /* DC */ 983 else 984 mode = 1; /* PWM */ 985 986 return sprintf(buf, "%u\n", mode); 987 } 988 989 /* 990 * Check whether a given temperature source can ever be useful. 991 * Returns the number of selectable temperature channels which are 992 * enabled. 993 */ 994 static int w83795_tss_useful(const struct w83795_data *data, int tsrc) 995 { 996 int useful = 0, i; 997 998 for (i = 0; i < 4; i++) { 999 if (tss_map[i][tsrc] == TSS_MAP_RESERVED) 1000 continue; 1001 if (tss_map[i][tsrc] < 6) /* Analog */ 1002 useful += (data->has_temp >> tss_map[i][tsrc]) & 1; 1003 else /* Digital */ 1004 useful += (data->has_dts >> (tss_map[i][tsrc] - 6)) & 1; 1005 } 1006 1007 return useful; 1008 } 1009 1010 static ssize_t 1011 show_temp_src(struct device *dev, struct device_attribute *attr, char *buf) 1012 { 1013 struct sensor_device_attribute_2 *sensor_attr = 1014 to_sensor_dev_attr_2(attr); 1015 struct w83795_data *data = w83795_update_pwm_config(dev); 1016 int index = sensor_attr->index; 1017 u8 tmp = data->temp_src[index / 2]; 1018 1019 if (index & 1) 1020 tmp >>= 4; /* Pick high nibble */ 1021 else 1022 tmp &= 0x0f; /* Pick low nibble */ 1023 1024 /* Look-up the actual temperature channel number */ 1025 if (tmp >= 4 || tss_map[tmp][index] == TSS_MAP_RESERVED) 1026 return -EINVAL; /* Shouldn't happen */ 1027 1028 return sprintf(buf, "%u\n", (unsigned int)tss_map[tmp][index] + 1); 1029 } 1030 1031 static ssize_t 1032 store_temp_src(struct device *dev, struct device_attribute *attr, 1033 const char *buf, size_t count) 1034 { 1035 struct i2c_client *client = to_i2c_client(dev); 1036 struct w83795_data *data = w83795_update_pwm_config(dev); 1037 struct sensor_device_attribute_2 *sensor_attr = 1038 to_sensor_dev_attr_2(attr); 1039 int index = sensor_attr->index; 1040 int tmp; 1041 unsigned long channel; 1042 u8 val = index / 2; 1043 1044 if (kstrtoul(buf, 10, &channel) < 0 || 1045 channel < 1 || channel > 14) 1046 return -EINVAL; 1047 1048 /* Check if request can be fulfilled */ 1049 for (tmp = 0; tmp < 4; tmp++) { 1050 if (tss_map[tmp][index] == channel - 1) 1051 break; 1052 } 1053 if (tmp == 4) /* No match */ 1054 return -EINVAL; 1055 1056 mutex_lock(&data->update_lock); 1057 if (index & 1) { 1058 tmp <<= 4; 1059 data->temp_src[val] &= 0x0f; 1060 } else { 1061 data->temp_src[val] &= 0xf0; 1062 } 1063 data->temp_src[val] |= tmp; 1064 w83795_write(client, W83795_REG_TSS(val), data->temp_src[val]); 1065 mutex_unlock(&data->update_lock); 1066 1067 return count; 1068 } 1069 1070 #define TEMP_PWM_ENABLE 0 1071 #define TEMP_PWM_FAN_MAP 1 1072 static ssize_t 1073 show_temp_pwm_enable(struct device *dev, struct device_attribute *attr, 1074 char *buf) 1075 { 1076 struct w83795_data *data = w83795_update_pwm_config(dev); 1077 struct sensor_device_attribute_2 *sensor_attr = 1078 to_sensor_dev_attr_2(attr); 1079 int nr = sensor_attr->nr; 1080 int index = sensor_attr->index; 1081 u8 tmp = 0xff; 1082 1083 switch (nr) { 1084 case TEMP_PWM_ENABLE: 1085 tmp = (data->pwm_fcms[1] >> index) & 1; 1086 if (tmp) 1087 tmp = 4; 1088 else 1089 tmp = 3; 1090 break; 1091 case TEMP_PWM_FAN_MAP: 1092 tmp = data->pwm_tfmr[index]; 1093 break; 1094 } 1095 1096 return sprintf(buf, "%u\n", tmp); 1097 } 1098 1099 static ssize_t 1100 store_temp_pwm_enable(struct device *dev, struct device_attribute *attr, 1101 const char *buf, size_t count) 1102 { 1103 struct i2c_client *client = to_i2c_client(dev); 1104 struct w83795_data *data = w83795_update_pwm_config(dev); 1105 struct sensor_device_attribute_2 *sensor_attr = 1106 to_sensor_dev_attr_2(attr); 1107 int nr = sensor_attr->nr; 1108 int index = sensor_attr->index; 1109 unsigned long tmp; 1110 1111 if (kstrtoul(buf, 10, &tmp) < 0) 1112 return -EINVAL; 1113 1114 switch (nr) { 1115 case TEMP_PWM_ENABLE: 1116 if (tmp != 3 && tmp != 4) 1117 return -EINVAL; 1118 tmp -= 3; 1119 mutex_lock(&data->update_lock); 1120 data->pwm_fcms[1] &= ~(1 << index); 1121 data->pwm_fcms[1] |= tmp << index; 1122 w83795_write(client, W83795_REG_FCMS2, data->pwm_fcms[1]); 1123 mutex_unlock(&data->update_lock); 1124 break; 1125 case TEMP_PWM_FAN_MAP: 1126 mutex_lock(&data->update_lock); 1127 tmp = clamp_val(tmp, 0, 0xff); 1128 w83795_write(client, W83795_REG_TFMR(index), tmp); 1129 data->pwm_tfmr[index] = tmp; 1130 mutex_unlock(&data->update_lock); 1131 break; 1132 } 1133 return count; 1134 } 1135 1136 #define FANIN_TARGET 0 1137 #define FANIN_TOL 1 1138 static ssize_t 1139 show_fanin(struct device *dev, struct device_attribute *attr, char *buf) 1140 { 1141 struct w83795_data *data = w83795_update_pwm_config(dev); 1142 struct sensor_device_attribute_2 *sensor_attr = 1143 to_sensor_dev_attr_2(attr); 1144 int nr = sensor_attr->nr; 1145 int index = sensor_attr->index; 1146 u16 tmp = 0; 1147 1148 switch (nr) { 1149 case FANIN_TARGET: 1150 tmp = fan_from_reg(data->target_speed[index]); 1151 break; 1152 case FANIN_TOL: 1153 tmp = data->tol_speed; 1154 break; 1155 } 1156 1157 return sprintf(buf, "%u\n", tmp); 1158 } 1159 1160 static ssize_t 1161 store_fanin(struct device *dev, struct device_attribute *attr, 1162 const char *buf, size_t count) 1163 { 1164 struct i2c_client *client = to_i2c_client(dev); 1165 struct w83795_data *data = i2c_get_clientdata(client); 1166 struct sensor_device_attribute_2 *sensor_attr = 1167 to_sensor_dev_attr_2(attr); 1168 int nr = sensor_attr->nr; 1169 int index = sensor_attr->index; 1170 unsigned long val; 1171 1172 if (kstrtoul(buf, 10, &val) < 0) 1173 return -EINVAL; 1174 1175 mutex_lock(&data->update_lock); 1176 switch (nr) { 1177 case FANIN_TARGET: 1178 val = fan_to_reg(clamp_val(val, 0, 0xfff)); 1179 w83795_write(client, W83795_REG_FTSH(index), val >> 4); 1180 w83795_write(client, W83795_REG_FTSL(index), (val << 4) & 0xf0); 1181 data->target_speed[index] = val; 1182 break; 1183 case FANIN_TOL: 1184 val = clamp_val(val, 0, 0x3f); 1185 w83795_write(client, W83795_REG_TFTS, val); 1186 data->tol_speed = val; 1187 break; 1188 } 1189 mutex_unlock(&data->update_lock); 1190 1191 return count; 1192 } 1193 1194 1195 static ssize_t 1196 show_temp_pwm(struct device *dev, struct device_attribute *attr, char *buf) 1197 { 1198 struct w83795_data *data = w83795_update_pwm_config(dev); 1199 struct sensor_device_attribute_2 *sensor_attr = 1200 to_sensor_dev_attr_2(attr); 1201 int nr = sensor_attr->nr; 1202 int index = sensor_attr->index; 1203 long tmp = temp_from_reg(data->pwm_temp[index][nr]); 1204 1205 return sprintf(buf, "%ld\n", tmp); 1206 } 1207 1208 static ssize_t 1209 store_temp_pwm(struct device *dev, struct device_attribute *attr, 1210 const char *buf, size_t count) 1211 { 1212 struct i2c_client *client = to_i2c_client(dev); 1213 struct w83795_data *data = i2c_get_clientdata(client); 1214 struct sensor_device_attribute_2 *sensor_attr = 1215 to_sensor_dev_attr_2(attr); 1216 int nr = sensor_attr->nr; 1217 int index = sensor_attr->index; 1218 unsigned long val; 1219 u8 tmp; 1220 1221 if (kstrtoul(buf, 10, &val) < 0) 1222 return -EINVAL; 1223 val /= 1000; 1224 1225 mutex_lock(&data->update_lock); 1226 switch (nr) { 1227 case TEMP_PWM_TTTI: 1228 val = clamp_val(val, 0, 0x7f); 1229 w83795_write(client, W83795_REG_TTTI(index), val); 1230 break; 1231 case TEMP_PWM_CTFS: 1232 val = clamp_val(val, 0, 0x7f); 1233 w83795_write(client, W83795_REG_CTFS(index), val); 1234 break; 1235 case TEMP_PWM_HCT: 1236 val = clamp_val(val, 0, 0x0f); 1237 tmp = w83795_read(client, W83795_REG_HT(index)); 1238 tmp &= 0x0f; 1239 tmp |= (val << 4) & 0xf0; 1240 w83795_write(client, W83795_REG_HT(index), tmp); 1241 break; 1242 case TEMP_PWM_HOT: 1243 val = clamp_val(val, 0, 0x0f); 1244 tmp = w83795_read(client, W83795_REG_HT(index)); 1245 tmp &= 0xf0; 1246 tmp |= val & 0x0f; 1247 w83795_write(client, W83795_REG_HT(index), tmp); 1248 break; 1249 } 1250 data->pwm_temp[index][nr] = val; 1251 mutex_unlock(&data->update_lock); 1252 1253 return count; 1254 } 1255 1256 static ssize_t 1257 show_sf4_pwm(struct device *dev, struct device_attribute *attr, char *buf) 1258 { 1259 struct w83795_data *data = w83795_update_pwm_config(dev); 1260 struct sensor_device_attribute_2 *sensor_attr = 1261 to_sensor_dev_attr_2(attr); 1262 int nr = sensor_attr->nr; 1263 int index = sensor_attr->index; 1264 1265 return sprintf(buf, "%u\n", data->sf4_reg[index][SF4_PWM][nr]); 1266 } 1267 1268 static ssize_t 1269 store_sf4_pwm(struct device *dev, struct device_attribute *attr, 1270 const char *buf, size_t count) 1271 { 1272 struct i2c_client *client = to_i2c_client(dev); 1273 struct w83795_data *data = i2c_get_clientdata(client); 1274 struct sensor_device_attribute_2 *sensor_attr = 1275 to_sensor_dev_attr_2(attr); 1276 int nr = sensor_attr->nr; 1277 int index = sensor_attr->index; 1278 unsigned long val; 1279 1280 if (kstrtoul(buf, 10, &val) < 0) 1281 return -EINVAL; 1282 1283 mutex_lock(&data->update_lock); 1284 w83795_write(client, W83795_REG_SF4_PWM(index, nr), val); 1285 data->sf4_reg[index][SF4_PWM][nr] = val; 1286 mutex_unlock(&data->update_lock); 1287 1288 return count; 1289 } 1290 1291 static ssize_t 1292 show_sf4_temp(struct device *dev, struct device_attribute *attr, char *buf) 1293 { 1294 struct w83795_data *data = w83795_update_pwm_config(dev); 1295 struct sensor_device_attribute_2 *sensor_attr = 1296 to_sensor_dev_attr_2(attr); 1297 int nr = sensor_attr->nr; 1298 int index = sensor_attr->index; 1299 1300 return sprintf(buf, "%u\n", 1301 (data->sf4_reg[index][SF4_TEMP][nr]) * 1000); 1302 } 1303 1304 static ssize_t 1305 store_sf4_temp(struct device *dev, struct device_attribute *attr, 1306 const char *buf, size_t count) 1307 { 1308 struct i2c_client *client = to_i2c_client(dev); 1309 struct w83795_data *data = i2c_get_clientdata(client); 1310 struct sensor_device_attribute_2 *sensor_attr = 1311 to_sensor_dev_attr_2(attr); 1312 int nr = sensor_attr->nr; 1313 int index = sensor_attr->index; 1314 unsigned long val; 1315 1316 if (kstrtoul(buf, 10, &val) < 0) 1317 return -EINVAL; 1318 val /= 1000; 1319 1320 mutex_lock(&data->update_lock); 1321 w83795_write(client, W83795_REG_SF4_TEMP(index, nr), val); 1322 data->sf4_reg[index][SF4_TEMP][nr] = val; 1323 mutex_unlock(&data->update_lock); 1324 1325 return count; 1326 } 1327 1328 1329 static ssize_t 1330 show_temp(struct device *dev, struct device_attribute *attr, char *buf) 1331 { 1332 struct sensor_device_attribute_2 *sensor_attr = 1333 to_sensor_dev_attr_2(attr); 1334 int nr = sensor_attr->nr; 1335 int index = sensor_attr->index; 1336 struct w83795_data *data = w83795_update_device(dev); 1337 long temp = temp_from_reg(data->temp[index][nr]); 1338 1339 if (nr == TEMP_READ) 1340 temp += (data->temp_read_vrlsb[index] >> 6) * 250; 1341 return sprintf(buf, "%ld\n", temp); 1342 } 1343 1344 static ssize_t 1345 store_temp(struct device *dev, struct device_attribute *attr, 1346 const char *buf, size_t count) 1347 { 1348 struct sensor_device_attribute_2 *sensor_attr = 1349 to_sensor_dev_attr_2(attr); 1350 int nr = sensor_attr->nr; 1351 int index = sensor_attr->index; 1352 struct i2c_client *client = to_i2c_client(dev); 1353 struct w83795_data *data = i2c_get_clientdata(client); 1354 long tmp; 1355 1356 if (kstrtol(buf, 10, &tmp) < 0) 1357 return -EINVAL; 1358 1359 mutex_lock(&data->update_lock); 1360 data->temp[index][nr] = temp_to_reg(tmp, -128, 127); 1361 w83795_write(client, W83795_REG_TEMP[index][nr], data->temp[index][nr]); 1362 mutex_unlock(&data->update_lock); 1363 return count; 1364 } 1365 1366 1367 static ssize_t 1368 show_dts_mode(struct device *dev, struct device_attribute *attr, char *buf) 1369 { 1370 struct w83795_data *data = dev_get_drvdata(dev); 1371 int tmp; 1372 1373 if (data->enable_dts & 2) 1374 tmp = 5; 1375 else 1376 tmp = 6; 1377 1378 return sprintf(buf, "%d\n", tmp); 1379 } 1380 1381 static ssize_t 1382 show_dts(struct device *dev, struct device_attribute *attr, char *buf) 1383 { 1384 struct sensor_device_attribute_2 *sensor_attr = 1385 to_sensor_dev_attr_2(attr); 1386 int index = sensor_attr->index; 1387 struct w83795_data *data = w83795_update_device(dev); 1388 long temp = temp_from_reg(data->dts[index]); 1389 1390 temp += (data->dts_read_vrlsb[index] >> 6) * 250; 1391 return sprintf(buf, "%ld\n", temp); 1392 } 1393 1394 static ssize_t 1395 show_dts_ext(struct device *dev, struct device_attribute *attr, char *buf) 1396 { 1397 struct sensor_device_attribute_2 *sensor_attr = 1398 to_sensor_dev_attr_2(attr); 1399 int nr = sensor_attr->nr; 1400 struct w83795_data *data = dev_get_drvdata(dev); 1401 long temp = temp_from_reg(data->dts_ext[nr]); 1402 1403 return sprintf(buf, "%ld\n", temp); 1404 } 1405 1406 static ssize_t 1407 store_dts_ext(struct device *dev, struct device_attribute *attr, 1408 const char *buf, size_t count) 1409 { 1410 struct sensor_device_attribute_2 *sensor_attr = 1411 to_sensor_dev_attr_2(attr); 1412 int nr = sensor_attr->nr; 1413 struct i2c_client *client = to_i2c_client(dev); 1414 struct w83795_data *data = i2c_get_clientdata(client); 1415 long tmp; 1416 1417 if (kstrtol(buf, 10, &tmp) < 0) 1418 return -EINVAL; 1419 1420 mutex_lock(&data->update_lock); 1421 data->dts_ext[nr] = temp_to_reg(tmp, -128, 127); 1422 w83795_write(client, W83795_REG_DTS_EXT(nr), data->dts_ext[nr]); 1423 mutex_unlock(&data->update_lock); 1424 return count; 1425 } 1426 1427 1428 static ssize_t 1429 show_temp_mode(struct device *dev, struct device_attribute *attr, char *buf) 1430 { 1431 struct w83795_data *data = dev_get_drvdata(dev); 1432 struct sensor_device_attribute_2 *sensor_attr = 1433 to_sensor_dev_attr_2(attr); 1434 int index = sensor_attr->index; 1435 int tmp; 1436 1437 if (data->temp_mode & (1 << index)) 1438 tmp = 3; /* Thermal diode */ 1439 else 1440 tmp = 4; /* Thermistor */ 1441 1442 return sprintf(buf, "%d\n", tmp); 1443 } 1444 1445 /* Only for temp1-4 (temp5-6 can only be thermistor) */ 1446 static ssize_t 1447 store_temp_mode(struct device *dev, struct device_attribute *attr, 1448 const char *buf, size_t count) 1449 { 1450 struct i2c_client *client = to_i2c_client(dev); 1451 struct w83795_data *data = i2c_get_clientdata(client); 1452 struct sensor_device_attribute_2 *sensor_attr = 1453 to_sensor_dev_attr_2(attr); 1454 int index = sensor_attr->index; 1455 int reg_shift; 1456 unsigned long val; 1457 u8 tmp; 1458 1459 if (kstrtoul(buf, 10, &val) < 0) 1460 return -EINVAL; 1461 if ((val != 4) && (val != 3)) 1462 return -EINVAL; 1463 1464 mutex_lock(&data->update_lock); 1465 if (val == 3) { 1466 /* Thermal diode */ 1467 val = 0x01; 1468 data->temp_mode |= 1 << index; 1469 } else if (val == 4) { 1470 /* Thermistor */ 1471 val = 0x03; 1472 data->temp_mode &= ~(1 << index); 1473 } 1474 1475 reg_shift = 2 * index; 1476 tmp = w83795_read(client, W83795_REG_TEMP_CTRL2); 1477 tmp &= ~(0x03 << reg_shift); 1478 tmp |= val << reg_shift; 1479 w83795_write(client, W83795_REG_TEMP_CTRL2, tmp); 1480 1481 mutex_unlock(&data->update_lock); 1482 return count; 1483 } 1484 1485 1486 /* show/store VIN */ 1487 static ssize_t 1488 show_in(struct device *dev, struct device_attribute *attr, char *buf) 1489 { 1490 struct sensor_device_attribute_2 *sensor_attr = 1491 to_sensor_dev_attr_2(attr); 1492 int nr = sensor_attr->nr; 1493 int index = sensor_attr->index; 1494 struct w83795_data *data = w83795_update_device(dev); 1495 u16 val = data->in[index][nr]; 1496 u8 lsb_idx; 1497 1498 switch (nr) { 1499 case IN_READ: 1500 /* calculate this value again by sensors as sensors3.conf */ 1501 if ((index >= 17) && 1502 !((data->has_gain >> (index - 17)) & 1)) 1503 val *= 8; 1504 break; 1505 case IN_MAX: 1506 case IN_LOW: 1507 lsb_idx = IN_LSB_SHIFT_IDX[index][IN_LSB_IDX]; 1508 val <<= 2; 1509 val |= (data->in_lsb[lsb_idx][nr] >> 1510 IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]) & 0x03; 1511 if ((index >= 17) && 1512 !((data->has_gain >> (index - 17)) & 1)) 1513 val *= 8; 1514 break; 1515 } 1516 val = in_from_reg(index, val); 1517 1518 return sprintf(buf, "%d\n", val); 1519 } 1520 1521 static ssize_t 1522 store_in(struct device *dev, struct device_attribute *attr, 1523 const char *buf, size_t count) 1524 { 1525 struct sensor_device_attribute_2 *sensor_attr = 1526 to_sensor_dev_attr_2(attr); 1527 int nr = sensor_attr->nr; 1528 int index = sensor_attr->index; 1529 struct i2c_client *client = to_i2c_client(dev); 1530 struct w83795_data *data = i2c_get_clientdata(client); 1531 unsigned long val; 1532 u8 tmp; 1533 u8 lsb_idx; 1534 1535 if (kstrtoul(buf, 10, &val) < 0) 1536 return -EINVAL; 1537 val = in_to_reg(index, val); 1538 1539 if ((index >= 17) && 1540 !((data->has_gain >> (index - 17)) & 1)) 1541 val /= 8; 1542 val = clamp_val(val, 0, 0x3FF); 1543 mutex_lock(&data->update_lock); 1544 1545 lsb_idx = IN_LSB_SHIFT_IDX[index][IN_LSB_IDX]; 1546 tmp = w83795_read(client, IN_LSB_REG(lsb_idx, nr)); 1547 tmp &= ~(0x03 << IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]); 1548 tmp |= (val & 0x03) << IN_LSB_SHIFT_IDX[index][IN_LSB_SHIFT]; 1549 w83795_write(client, IN_LSB_REG(lsb_idx, nr), tmp); 1550 data->in_lsb[lsb_idx][nr] = tmp; 1551 1552 tmp = (val >> 2) & 0xff; 1553 w83795_write(client, W83795_REG_IN[index][nr], tmp); 1554 data->in[index][nr] = tmp; 1555 1556 mutex_unlock(&data->update_lock); 1557 return count; 1558 } 1559 1560 1561 #ifdef CONFIG_SENSORS_W83795_FANCTRL 1562 static ssize_t 1563 show_sf_setup(struct device *dev, struct device_attribute *attr, char *buf) 1564 { 1565 struct sensor_device_attribute_2 *sensor_attr = 1566 to_sensor_dev_attr_2(attr); 1567 int nr = sensor_attr->nr; 1568 struct w83795_data *data = w83795_update_pwm_config(dev); 1569 u16 val = data->setup_pwm[nr]; 1570 1571 switch (nr) { 1572 case SETUP_PWM_UPTIME: 1573 case SETUP_PWM_DOWNTIME: 1574 val = time_from_reg(val); 1575 break; 1576 } 1577 1578 return sprintf(buf, "%d\n", val); 1579 } 1580 1581 static ssize_t 1582 store_sf_setup(struct device *dev, struct device_attribute *attr, 1583 const char *buf, size_t count) 1584 { 1585 struct sensor_device_attribute_2 *sensor_attr = 1586 to_sensor_dev_attr_2(attr); 1587 int nr = sensor_attr->nr; 1588 struct i2c_client *client = to_i2c_client(dev); 1589 struct w83795_data *data = i2c_get_clientdata(client); 1590 unsigned long val; 1591 1592 if (kstrtoul(buf, 10, &val) < 0) 1593 return -EINVAL; 1594 1595 switch (nr) { 1596 case SETUP_PWM_DEFAULT: 1597 val = clamp_val(val, 0, 0xff); 1598 break; 1599 case SETUP_PWM_UPTIME: 1600 case SETUP_PWM_DOWNTIME: 1601 val = time_to_reg(val); 1602 if (val == 0) 1603 return -EINVAL; 1604 break; 1605 } 1606 1607 mutex_lock(&data->update_lock); 1608 data->setup_pwm[nr] = val; 1609 w83795_write(client, W83795_REG_SETUP_PWM(nr), val); 1610 mutex_unlock(&data->update_lock); 1611 return count; 1612 } 1613 #endif 1614 1615 1616 #define NOT_USED -1 1617 1618 /* 1619 * Don't change the attribute order, _max, _min and _beep are accessed by index 1620 * somewhere else in the code 1621 */ 1622 #define SENSOR_ATTR_IN(index) { \ 1623 SENSOR_ATTR_2(in##index##_input, S_IRUGO, show_in, NULL, \ 1624 IN_READ, index), \ 1625 SENSOR_ATTR_2(in##index##_max, S_IRUGO | S_IWUSR, show_in, \ 1626 store_in, IN_MAX, index), \ 1627 SENSOR_ATTR_2(in##index##_min, S_IRUGO | S_IWUSR, show_in, \ 1628 store_in, IN_LOW, index), \ 1629 SENSOR_ATTR_2(in##index##_alarm, S_IRUGO, show_alarm_beep, \ 1630 NULL, ALARM_STATUS, index + ((index > 14) ? 1 : 0)), \ 1631 SENSOR_ATTR_2(in##index##_beep, S_IWUSR | S_IRUGO, \ 1632 show_alarm_beep, store_beep, BEEP_ENABLE, \ 1633 index + ((index > 14) ? 1 : 0)) } 1634 1635 /* 1636 * Don't change the attribute order, _beep is accessed by index 1637 * somewhere else in the code 1638 */ 1639 #define SENSOR_ATTR_FAN(index) { \ 1640 SENSOR_ATTR_2(fan##index##_input, S_IRUGO, show_fan, \ 1641 NULL, FAN_INPUT, index - 1), \ 1642 SENSOR_ATTR_2(fan##index##_min, S_IWUSR | S_IRUGO, \ 1643 show_fan, store_fan_min, FAN_MIN, index - 1), \ 1644 SENSOR_ATTR_2(fan##index##_alarm, S_IRUGO, show_alarm_beep, \ 1645 NULL, ALARM_STATUS, index + 31), \ 1646 SENSOR_ATTR_2(fan##index##_beep, S_IWUSR | S_IRUGO, \ 1647 show_alarm_beep, store_beep, BEEP_ENABLE, index + 31) } 1648 1649 #define SENSOR_ATTR_PWM(index) { \ 1650 SENSOR_ATTR_2(pwm##index, S_IWUSR | S_IRUGO, show_pwm, \ 1651 store_pwm, PWM_OUTPUT, index - 1), \ 1652 SENSOR_ATTR_2(pwm##index##_enable, S_IWUSR | S_IRUGO, \ 1653 show_pwm_enable, store_pwm_enable, NOT_USED, index - 1), \ 1654 SENSOR_ATTR_2(pwm##index##_mode, S_IRUGO, \ 1655 show_pwm_mode, NULL, NOT_USED, index - 1), \ 1656 SENSOR_ATTR_2(pwm##index##_freq, S_IWUSR | S_IRUGO, \ 1657 show_pwm, store_pwm, PWM_FREQ, index - 1), \ 1658 SENSOR_ATTR_2(pwm##index##_nonstop, S_IWUSR | S_IRUGO, \ 1659 show_pwm, store_pwm, PWM_NONSTOP, index - 1), \ 1660 SENSOR_ATTR_2(pwm##index##_start, S_IWUSR | S_IRUGO, \ 1661 show_pwm, store_pwm, PWM_START, index - 1), \ 1662 SENSOR_ATTR_2(pwm##index##_stop_time, S_IWUSR | S_IRUGO, \ 1663 show_pwm, store_pwm, PWM_STOP_TIME, index - 1), \ 1664 SENSOR_ATTR_2(fan##index##_target, S_IWUSR | S_IRUGO, \ 1665 show_fanin, store_fanin, FANIN_TARGET, index - 1) } 1666 1667 /* 1668 * Don't change the attribute order, _beep is accessed by index 1669 * somewhere else in the code 1670 */ 1671 #define SENSOR_ATTR_DTS(index) { \ 1672 SENSOR_ATTR_2(temp##index##_type, S_IRUGO , \ 1673 show_dts_mode, NULL, NOT_USED, index - 7), \ 1674 SENSOR_ATTR_2(temp##index##_input, S_IRUGO, show_dts, \ 1675 NULL, NOT_USED, index - 7), \ 1676 SENSOR_ATTR_2(temp##index##_crit, S_IRUGO | S_IWUSR, show_dts_ext, \ 1677 store_dts_ext, DTS_CRIT, NOT_USED), \ 1678 SENSOR_ATTR_2(temp##index##_crit_hyst, S_IRUGO | S_IWUSR, \ 1679 show_dts_ext, store_dts_ext, DTS_CRIT_HYST, NOT_USED), \ 1680 SENSOR_ATTR_2(temp##index##_max, S_IRUGO | S_IWUSR, show_dts_ext, \ 1681 store_dts_ext, DTS_WARN, NOT_USED), \ 1682 SENSOR_ATTR_2(temp##index##_max_hyst, S_IRUGO | S_IWUSR, \ 1683 show_dts_ext, store_dts_ext, DTS_WARN_HYST, NOT_USED), \ 1684 SENSOR_ATTR_2(temp##index##_alarm, S_IRUGO, \ 1685 show_alarm_beep, NULL, ALARM_STATUS, index + 17), \ 1686 SENSOR_ATTR_2(temp##index##_beep, S_IWUSR | S_IRUGO, \ 1687 show_alarm_beep, store_beep, BEEP_ENABLE, index + 17) } 1688 1689 /* 1690 * Don't change the attribute order, _beep is accessed by index 1691 * somewhere else in the code 1692 */ 1693 #define SENSOR_ATTR_TEMP(index) { \ 1694 SENSOR_ATTR_2(temp##index##_type, S_IRUGO | (index < 5 ? S_IWUSR : 0), \ 1695 show_temp_mode, store_temp_mode, NOT_USED, index - 1), \ 1696 SENSOR_ATTR_2(temp##index##_input, S_IRUGO, show_temp, \ 1697 NULL, TEMP_READ, index - 1), \ 1698 SENSOR_ATTR_2(temp##index##_crit, S_IRUGO | S_IWUSR, show_temp, \ 1699 store_temp, TEMP_CRIT, index - 1), \ 1700 SENSOR_ATTR_2(temp##index##_crit_hyst, S_IRUGO | S_IWUSR, \ 1701 show_temp, store_temp, TEMP_CRIT_HYST, index - 1), \ 1702 SENSOR_ATTR_2(temp##index##_max, S_IRUGO | S_IWUSR, show_temp, \ 1703 store_temp, TEMP_WARN, index - 1), \ 1704 SENSOR_ATTR_2(temp##index##_max_hyst, S_IRUGO | S_IWUSR, \ 1705 show_temp, store_temp, TEMP_WARN_HYST, index - 1), \ 1706 SENSOR_ATTR_2(temp##index##_alarm, S_IRUGO, \ 1707 show_alarm_beep, NULL, ALARM_STATUS, \ 1708 index + (index > 4 ? 11 : 17)), \ 1709 SENSOR_ATTR_2(temp##index##_beep, S_IWUSR | S_IRUGO, \ 1710 show_alarm_beep, store_beep, BEEP_ENABLE, \ 1711 index + (index > 4 ? 11 : 17)), \ 1712 SENSOR_ATTR_2(temp##index##_pwm_enable, S_IWUSR | S_IRUGO, \ 1713 show_temp_pwm_enable, store_temp_pwm_enable, \ 1714 TEMP_PWM_ENABLE, index - 1), \ 1715 SENSOR_ATTR_2(temp##index##_auto_channels_pwm, S_IWUSR | S_IRUGO, \ 1716 show_temp_pwm_enable, store_temp_pwm_enable, \ 1717 TEMP_PWM_FAN_MAP, index - 1), \ 1718 SENSOR_ATTR_2(thermal_cruise##index, S_IWUSR | S_IRUGO, \ 1719 show_temp_pwm, store_temp_pwm, TEMP_PWM_TTTI, index - 1), \ 1720 SENSOR_ATTR_2(temp##index##_warn, S_IWUSR | S_IRUGO, \ 1721 show_temp_pwm, store_temp_pwm, TEMP_PWM_CTFS, index - 1), \ 1722 SENSOR_ATTR_2(temp##index##_warn_hyst, S_IWUSR | S_IRUGO, \ 1723 show_temp_pwm, store_temp_pwm, TEMP_PWM_HCT, index - 1), \ 1724 SENSOR_ATTR_2(temp##index##_operation_hyst, S_IWUSR | S_IRUGO, \ 1725 show_temp_pwm, store_temp_pwm, TEMP_PWM_HOT, index - 1), \ 1726 SENSOR_ATTR_2(temp##index##_auto_point1_pwm, S_IRUGO | S_IWUSR, \ 1727 show_sf4_pwm, store_sf4_pwm, 0, index - 1), \ 1728 SENSOR_ATTR_2(temp##index##_auto_point2_pwm, S_IRUGO | S_IWUSR, \ 1729 show_sf4_pwm, store_sf4_pwm, 1, index - 1), \ 1730 SENSOR_ATTR_2(temp##index##_auto_point3_pwm, S_IRUGO | S_IWUSR, \ 1731 show_sf4_pwm, store_sf4_pwm, 2, index - 1), \ 1732 SENSOR_ATTR_2(temp##index##_auto_point4_pwm, S_IRUGO | S_IWUSR, \ 1733 show_sf4_pwm, store_sf4_pwm, 3, index - 1), \ 1734 SENSOR_ATTR_2(temp##index##_auto_point5_pwm, S_IRUGO | S_IWUSR, \ 1735 show_sf4_pwm, store_sf4_pwm, 4, index - 1), \ 1736 SENSOR_ATTR_2(temp##index##_auto_point6_pwm, S_IRUGO | S_IWUSR, \ 1737 show_sf4_pwm, store_sf4_pwm, 5, index - 1), \ 1738 SENSOR_ATTR_2(temp##index##_auto_point7_pwm, S_IRUGO | S_IWUSR, \ 1739 show_sf4_pwm, store_sf4_pwm, 6, index - 1), \ 1740 SENSOR_ATTR_2(temp##index##_auto_point1_temp, S_IRUGO | S_IWUSR,\ 1741 show_sf4_temp, store_sf4_temp, 0, index - 1), \ 1742 SENSOR_ATTR_2(temp##index##_auto_point2_temp, S_IRUGO | S_IWUSR,\ 1743 show_sf4_temp, store_sf4_temp, 1, index - 1), \ 1744 SENSOR_ATTR_2(temp##index##_auto_point3_temp, S_IRUGO | S_IWUSR,\ 1745 show_sf4_temp, store_sf4_temp, 2, index - 1), \ 1746 SENSOR_ATTR_2(temp##index##_auto_point4_temp, S_IRUGO | S_IWUSR,\ 1747 show_sf4_temp, store_sf4_temp, 3, index - 1), \ 1748 SENSOR_ATTR_2(temp##index##_auto_point5_temp, S_IRUGO | S_IWUSR,\ 1749 show_sf4_temp, store_sf4_temp, 4, index - 1), \ 1750 SENSOR_ATTR_2(temp##index##_auto_point6_temp, S_IRUGO | S_IWUSR,\ 1751 show_sf4_temp, store_sf4_temp, 5, index - 1), \ 1752 SENSOR_ATTR_2(temp##index##_auto_point7_temp, S_IRUGO | S_IWUSR,\ 1753 show_sf4_temp, store_sf4_temp, 6, index - 1) } 1754 1755 1756 static struct sensor_device_attribute_2 w83795_in[][5] = { 1757 SENSOR_ATTR_IN(0), 1758 SENSOR_ATTR_IN(1), 1759 SENSOR_ATTR_IN(2), 1760 SENSOR_ATTR_IN(3), 1761 SENSOR_ATTR_IN(4), 1762 SENSOR_ATTR_IN(5), 1763 SENSOR_ATTR_IN(6), 1764 SENSOR_ATTR_IN(7), 1765 SENSOR_ATTR_IN(8), 1766 SENSOR_ATTR_IN(9), 1767 SENSOR_ATTR_IN(10), 1768 SENSOR_ATTR_IN(11), 1769 SENSOR_ATTR_IN(12), 1770 SENSOR_ATTR_IN(13), 1771 SENSOR_ATTR_IN(14), 1772 SENSOR_ATTR_IN(15), 1773 SENSOR_ATTR_IN(16), 1774 SENSOR_ATTR_IN(17), 1775 SENSOR_ATTR_IN(18), 1776 SENSOR_ATTR_IN(19), 1777 SENSOR_ATTR_IN(20), 1778 }; 1779 1780 static const struct sensor_device_attribute_2 w83795_fan[][4] = { 1781 SENSOR_ATTR_FAN(1), 1782 SENSOR_ATTR_FAN(2), 1783 SENSOR_ATTR_FAN(3), 1784 SENSOR_ATTR_FAN(4), 1785 SENSOR_ATTR_FAN(5), 1786 SENSOR_ATTR_FAN(6), 1787 SENSOR_ATTR_FAN(7), 1788 SENSOR_ATTR_FAN(8), 1789 SENSOR_ATTR_FAN(9), 1790 SENSOR_ATTR_FAN(10), 1791 SENSOR_ATTR_FAN(11), 1792 SENSOR_ATTR_FAN(12), 1793 SENSOR_ATTR_FAN(13), 1794 SENSOR_ATTR_FAN(14), 1795 }; 1796 1797 static const struct sensor_device_attribute_2 w83795_temp[][28] = { 1798 SENSOR_ATTR_TEMP(1), 1799 SENSOR_ATTR_TEMP(2), 1800 SENSOR_ATTR_TEMP(3), 1801 SENSOR_ATTR_TEMP(4), 1802 SENSOR_ATTR_TEMP(5), 1803 SENSOR_ATTR_TEMP(6), 1804 }; 1805 1806 static const struct sensor_device_attribute_2 w83795_dts[][8] = { 1807 SENSOR_ATTR_DTS(7), 1808 SENSOR_ATTR_DTS(8), 1809 SENSOR_ATTR_DTS(9), 1810 SENSOR_ATTR_DTS(10), 1811 SENSOR_ATTR_DTS(11), 1812 SENSOR_ATTR_DTS(12), 1813 SENSOR_ATTR_DTS(13), 1814 SENSOR_ATTR_DTS(14), 1815 }; 1816 1817 static const struct sensor_device_attribute_2 w83795_pwm[][8] = { 1818 SENSOR_ATTR_PWM(1), 1819 SENSOR_ATTR_PWM(2), 1820 SENSOR_ATTR_PWM(3), 1821 SENSOR_ATTR_PWM(4), 1822 SENSOR_ATTR_PWM(5), 1823 SENSOR_ATTR_PWM(6), 1824 SENSOR_ATTR_PWM(7), 1825 SENSOR_ATTR_PWM(8), 1826 }; 1827 1828 static const struct sensor_device_attribute_2 w83795_tss[6] = { 1829 SENSOR_ATTR_2(temp1_source_sel, S_IWUSR | S_IRUGO, 1830 show_temp_src, store_temp_src, NOT_USED, 0), 1831 SENSOR_ATTR_2(temp2_source_sel, S_IWUSR | S_IRUGO, 1832 show_temp_src, store_temp_src, NOT_USED, 1), 1833 SENSOR_ATTR_2(temp3_source_sel, S_IWUSR | S_IRUGO, 1834 show_temp_src, store_temp_src, NOT_USED, 2), 1835 SENSOR_ATTR_2(temp4_source_sel, S_IWUSR | S_IRUGO, 1836 show_temp_src, store_temp_src, NOT_USED, 3), 1837 SENSOR_ATTR_2(temp5_source_sel, S_IWUSR | S_IRUGO, 1838 show_temp_src, store_temp_src, NOT_USED, 4), 1839 SENSOR_ATTR_2(temp6_source_sel, S_IWUSR | S_IRUGO, 1840 show_temp_src, store_temp_src, NOT_USED, 5), 1841 }; 1842 1843 static const struct sensor_device_attribute_2 sda_single_files[] = { 1844 SENSOR_ATTR_2(intrusion0_alarm, S_IWUSR | S_IRUGO, show_alarm_beep, 1845 store_chassis_clear, ALARM_STATUS, 46), 1846 #ifdef CONFIG_SENSORS_W83795_FANCTRL 1847 SENSOR_ATTR_2(speed_cruise_tolerance, S_IWUSR | S_IRUGO, show_fanin, 1848 store_fanin, FANIN_TOL, NOT_USED), 1849 SENSOR_ATTR_2(pwm_default, S_IWUSR | S_IRUGO, show_sf_setup, 1850 store_sf_setup, SETUP_PWM_DEFAULT, NOT_USED), 1851 SENSOR_ATTR_2(pwm_uptime, S_IWUSR | S_IRUGO, show_sf_setup, 1852 store_sf_setup, SETUP_PWM_UPTIME, NOT_USED), 1853 SENSOR_ATTR_2(pwm_downtime, S_IWUSR | S_IRUGO, show_sf_setup, 1854 store_sf_setup, SETUP_PWM_DOWNTIME, NOT_USED), 1855 #endif 1856 }; 1857 1858 static const struct sensor_device_attribute_2 sda_beep_files[] = { 1859 SENSOR_ATTR_2(intrusion0_beep, S_IWUSR | S_IRUGO, show_alarm_beep, 1860 store_beep, BEEP_ENABLE, 46), 1861 SENSOR_ATTR_2(beep_enable, S_IWUSR | S_IRUGO, show_alarm_beep, 1862 store_beep, BEEP_ENABLE, 47), 1863 }; 1864 1865 /* 1866 * Driver interface 1867 */ 1868 1869 static void w83795_init_client(struct i2c_client *client) 1870 { 1871 struct w83795_data *data = i2c_get_clientdata(client); 1872 static const u16 clkin[4] = { /* in kHz */ 1873 14318, 24000, 33333, 48000 1874 }; 1875 u8 config; 1876 1877 if (reset) 1878 w83795_write(client, W83795_REG_CONFIG, 0x80); 1879 1880 /* Start monitoring if needed */ 1881 config = w83795_read(client, W83795_REG_CONFIG); 1882 if (!(config & W83795_REG_CONFIG_START)) { 1883 dev_info(&client->dev, "Enabling monitoring operations\n"); 1884 w83795_write(client, W83795_REG_CONFIG, 1885 config | W83795_REG_CONFIG_START); 1886 } 1887 1888 data->clkin = clkin[(config >> 3) & 0x3]; 1889 dev_dbg(&client->dev, "clkin = %u kHz\n", data->clkin); 1890 } 1891 1892 static int w83795_get_device_id(struct i2c_client *client) 1893 { 1894 int device_id; 1895 1896 device_id = i2c_smbus_read_byte_data(client, W83795_REG_DEVICEID); 1897 1898 /* 1899 * Special case for rev. A chips; can't be checked first because later 1900 * revisions emulate this for compatibility 1901 */ 1902 if (device_id < 0 || (device_id & 0xf0) != 0x50) { 1903 int alt_id; 1904 1905 alt_id = i2c_smbus_read_byte_data(client, 1906 W83795_REG_DEVICEID_A); 1907 if (alt_id == 0x50) 1908 device_id = alt_id; 1909 } 1910 1911 return device_id; 1912 } 1913 1914 /* Return 0 if detection is successful, -ENODEV otherwise */ 1915 static int w83795_detect(struct i2c_client *client, 1916 struct i2c_board_info *info) 1917 { 1918 int bank, vendor_id, device_id, expected, i2c_addr, config; 1919 struct i2c_adapter *adapter = client->adapter; 1920 unsigned short address = client->addr; 1921 const char *chip_name; 1922 1923 if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) 1924 return -ENODEV; 1925 bank = i2c_smbus_read_byte_data(client, W83795_REG_BANKSEL); 1926 if (bank < 0 || (bank & 0x7c)) { 1927 dev_dbg(&adapter->dev, 1928 "w83795: Detection failed at addr 0x%02hx, check %s\n", 1929 address, "bank"); 1930 return -ENODEV; 1931 } 1932 1933 /* Check Nuvoton vendor ID */ 1934 vendor_id = i2c_smbus_read_byte_data(client, W83795_REG_VENDORID); 1935 expected = bank & 0x80 ? 0x5c : 0xa3; 1936 if (vendor_id != expected) { 1937 dev_dbg(&adapter->dev, 1938 "w83795: Detection failed at addr 0x%02hx, check %s\n", 1939 address, "vendor id"); 1940 return -ENODEV; 1941 } 1942 1943 /* Check device ID */ 1944 device_id = w83795_get_device_id(client) | 1945 (i2c_smbus_read_byte_data(client, W83795_REG_CHIPID) << 8); 1946 if ((device_id >> 4) != 0x795) { 1947 dev_dbg(&adapter->dev, 1948 "w83795: Detection failed at addr 0x%02hx, check %s\n", 1949 address, "device id\n"); 1950 return -ENODEV; 1951 } 1952 1953 /* 1954 * If Nuvoton chip, address of chip and W83795_REG_I2C_ADDR 1955 * should match 1956 */ 1957 if ((bank & 0x07) == 0) { 1958 i2c_addr = i2c_smbus_read_byte_data(client, 1959 W83795_REG_I2C_ADDR); 1960 if ((i2c_addr & 0x7f) != address) { 1961 dev_dbg(&adapter->dev, 1962 "w83795: Detection failed at addr 0x%02hx, " 1963 "check %s\n", address, "i2c addr"); 1964 return -ENODEV; 1965 } 1966 } 1967 1968 /* 1969 * Check 795 chip type: 795G or 795ADG 1970 * Usually we don't write to chips during detection, but here we don't 1971 * quite have the choice; hopefully it's OK, we are about to return 1972 * success anyway 1973 */ 1974 if ((bank & 0x07) != 0) 1975 i2c_smbus_write_byte_data(client, W83795_REG_BANKSEL, 1976 bank & ~0x07); 1977 config = i2c_smbus_read_byte_data(client, W83795_REG_CONFIG); 1978 if (config & W83795_REG_CONFIG_CONFIG48) 1979 chip_name = "w83795adg"; 1980 else 1981 chip_name = "w83795g"; 1982 1983 strlcpy(info->type, chip_name, I2C_NAME_SIZE); 1984 dev_info(&adapter->dev, "Found %s rev. %c at 0x%02hx\n", chip_name, 1985 'A' + (device_id & 0xf), address); 1986 1987 return 0; 1988 } 1989 1990 #ifdef CONFIG_SENSORS_W83795_FANCTRL 1991 #define NUM_PWM_ATTRIBUTES ARRAY_SIZE(w83795_pwm[0]) 1992 #define NUM_TEMP_ATTRIBUTES ARRAY_SIZE(w83795_temp[0]) 1993 #else 1994 #define NUM_PWM_ATTRIBUTES 4 1995 #define NUM_TEMP_ATTRIBUTES 8 1996 #endif 1997 1998 static int w83795_handle_files(struct device *dev, int (*fn)(struct device *, 1999 const struct device_attribute *)) 2000 { 2001 struct w83795_data *data = dev_get_drvdata(dev); 2002 int err, i, j; 2003 2004 for (i = 0; i < ARRAY_SIZE(w83795_in); i++) { 2005 if (!(data->has_in & (1 << i))) 2006 continue; 2007 for (j = 0; j < ARRAY_SIZE(w83795_in[0]); j++) { 2008 if (j == 4 && !data->enable_beep) 2009 continue; 2010 err = fn(dev, &w83795_in[i][j].dev_attr); 2011 if (err) 2012 return err; 2013 } 2014 } 2015 2016 for (i = 0; i < ARRAY_SIZE(w83795_fan); i++) { 2017 if (!(data->has_fan & (1 << i))) 2018 continue; 2019 for (j = 0; j < ARRAY_SIZE(w83795_fan[0]); j++) { 2020 if (j == 3 && !data->enable_beep) 2021 continue; 2022 err = fn(dev, &w83795_fan[i][j].dev_attr); 2023 if (err) 2024 return err; 2025 } 2026 } 2027 2028 for (i = 0; i < ARRAY_SIZE(w83795_tss); i++) { 2029 j = w83795_tss_useful(data, i); 2030 if (!j) 2031 continue; 2032 err = fn(dev, &w83795_tss[i].dev_attr); 2033 if (err) 2034 return err; 2035 } 2036 2037 for (i = 0; i < ARRAY_SIZE(sda_single_files); i++) { 2038 err = fn(dev, &sda_single_files[i].dev_attr); 2039 if (err) 2040 return err; 2041 } 2042 2043 if (data->enable_beep) { 2044 for (i = 0; i < ARRAY_SIZE(sda_beep_files); i++) { 2045 err = fn(dev, &sda_beep_files[i].dev_attr); 2046 if (err) 2047 return err; 2048 } 2049 } 2050 2051 for (i = 0; i < data->has_pwm; i++) { 2052 for (j = 0; j < NUM_PWM_ATTRIBUTES; j++) { 2053 err = fn(dev, &w83795_pwm[i][j].dev_attr); 2054 if (err) 2055 return err; 2056 } 2057 } 2058 2059 for (i = 0; i < ARRAY_SIZE(w83795_temp); i++) { 2060 if (!(data->has_temp & (1 << i))) 2061 continue; 2062 for (j = 0; j < NUM_TEMP_ATTRIBUTES; j++) { 2063 if (j == 7 && !data->enable_beep) 2064 continue; 2065 err = fn(dev, &w83795_temp[i][j].dev_attr); 2066 if (err) 2067 return err; 2068 } 2069 } 2070 2071 if (data->enable_dts) { 2072 for (i = 0; i < ARRAY_SIZE(w83795_dts); i++) { 2073 if (!(data->has_dts & (1 << i))) 2074 continue; 2075 for (j = 0; j < ARRAY_SIZE(w83795_dts[0]); j++) { 2076 if (j == 7 && !data->enable_beep) 2077 continue; 2078 err = fn(dev, &w83795_dts[i][j].dev_attr); 2079 if (err) 2080 return err; 2081 } 2082 } 2083 } 2084 2085 return 0; 2086 } 2087 2088 /* We need a wrapper that fits in w83795_handle_files */ 2089 static int device_remove_file_wrapper(struct device *dev, 2090 const struct device_attribute *attr) 2091 { 2092 device_remove_file(dev, attr); 2093 return 0; 2094 } 2095 2096 static void w83795_check_dynamic_in_limits(struct i2c_client *client) 2097 { 2098 struct w83795_data *data = i2c_get_clientdata(client); 2099 u8 vid_ctl; 2100 int i, err_max, err_min; 2101 2102 vid_ctl = w83795_read(client, W83795_REG_VID_CTRL); 2103 2104 /* Return immediately if VRM isn't configured */ 2105 if ((vid_ctl & 0x07) == 0x00 || (vid_ctl & 0x07) == 0x07) 2106 return; 2107 2108 data->has_dyn_in = (vid_ctl >> 3) & 0x07; 2109 for (i = 0; i < 2; i++) { 2110 if (!(data->has_dyn_in & (1 << i))) 2111 continue; 2112 2113 /* Voltage limits in dynamic mode, switch to read-only */ 2114 err_max = sysfs_chmod_file(&client->dev.kobj, 2115 &w83795_in[i][2].dev_attr.attr, 2116 S_IRUGO); 2117 err_min = sysfs_chmod_file(&client->dev.kobj, 2118 &w83795_in[i][3].dev_attr.attr, 2119 S_IRUGO); 2120 if (err_max || err_min) 2121 dev_warn(&client->dev, 2122 "Failed to set in%d limits read-only (%d, %d)\n", 2123 i, err_max, err_min); 2124 else 2125 dev_info(&client->dev, 2126 "in%d limits set dynamically from VID\n", i); 2127 } 2128 } 2129 2130 /* Check pins that can be used for either temperature or voltage monitoring */ 2131 static void w83795_apply_temp_config(struct w83795_data *data, u8 config, 2132 int temp_chan, int in_chan) 2133 { 2134 /* config is a 2-bit value */ 2135 switch (config) { 2136 case 0x2: /* Voltage monitoring */ 2137 data->has_in |= 1 << in_chan; 2138 break; 2139 case 0x1: /* Thermal diode */ 2140 if (temp_chan >= 4) 2141 break; 2142 data->temp_mode |= 1 << temp_chan; 2143 /* fall through */ 2144 case 0x3: /* Thermistor */ 2145 data->has_temp |= 1 << temp_chan; 2146 break; 2147 } 2148 } 2149 2150 static int w83795_probe(struct i2c_client *client, 2151 const struct i2c_device_id *id) 2152 { 2153 int i; 2154 u8 tmp; 2155 struct device *dev = &client->dev; 2156 struct w83795_data *data; 2157 int err; 2158 2159 data = devm_kzalloc(dev, sizeof(struct w83795_data), GFP_KERNEL); 2160 if (!data) 2161 return -ENOMEM; 2162 2163 i2c_set_clientdata(client, data); 2164 data->chip_type = id->driver_data; 2165 data->bank = i2c_smbus_read_byte_data(client, W83795_REG_BANKSEL); 2166 mutex_init(&data->update_lock); 2167 2168 /* Initialize the chip */ 2169 w83795_init_client(client); 2170 2171 /* Check which voltages and fans are present */ 2172 data->has_in = w83795_read(client, W83795_REG_VOLT_CTRL1) 2173 | (w83795_read(client, W83795_REG_VOLT_CTRL2) << 8); 2174 data->has_fan = w83795_read(client, W83795_REG_FANIN_CTRL1) 2175 | (w83795_read(client, W83795_REG_FANIN_CTRL2) << 8); 2176 2177 /* Check which analog temperatures and extra voltages are present */ 2178 tmp = w83795_read(client, W83795_REG_TEMP_CTRL1); 2179 if (tmp & 0x20) 2180 data->enable_dts = 1; 2181 w83795_apply_temp_config(data, (tmp >> 2) & 0x3, 5, 16); 2182 w83795_apply_temp_config(data, tmp & 0x3, 4, 15); 2183 tmp = w83795_read(client, W83795_REG_TEMP_CTRL2); 2184 w83795_apply_temp_config(data, tmp >> 6, 3, 20); 2185 w83795_apply_temp_config(data, (tmp >> 4) & 0x3, 2, 19); 2186 w83795_apply_temp_config(data, (tmp >> 2) & 0x3, 1, 18); 2187 w83795_apply_temp_config(data, tmp & 0x3, 0, 17); 2188 2189 /* Check DTS enable status */ 2190 if (data->enable_dts) { 2191 if (1 & w83795_read(client, W83795_REG_DTSC)) 2192 data->enable_dts |= 2; 2193 data->has_dts = w83795_read(client, W83795_REG_DTSE); 2194 } 2195 2196 /* Report PECI Tbase values */ 2197 if (data->enable_dts == 1) { 2198 for (i = 0; i < 8; i++) { 2199 if (!(data->has_dts & (1 << i))) 2200 continue; 2201 tmp = w83795_read(client, W83795_REG_PECI_TBASE(i)); 2202 dev_info(&client->dev, 2203 "PECI agent %d Tbase temperature: %u\n", 2204 i + 1, (unsigned int)tmp & 0x7f); 2205 } 2206 } 2207 2208 data->has_gain = w83795_read(client, W83795_REG_VMIGB_CTRL) & 0x0f; 2209 2210 /* pwm and smart fan */ 2211 if (data->chip_type == w83795g) 2212 data->has_pwm = 8; 2213 else 2214 data->has_pwm = 2; 2215 2216 /* Check if BEEP pin is available */ 2217 if (data->chip_type == w83795g) { 2218 /* The W83795G has a dedicated BEEP pin */ 2219 data->enable_beep = 1; 2220 } else { 2221 /* 2222 * The W83795ADG has a shared pin for OVT# and BEEP, so you 2223 * can't have both 2224 */ 2225 tmp = w83795_read(client, W83795_REG_OVT_CFG); 2226 if ((tmp & OVT_CFG_SEL) == 0) 2227 data->enable_beep = 1; 2228 } 2229 2230 err = w83795_handle_files(dev, device_create_file); 2231 if (err) 2232 goto exit_remove; 2233 2234 if (data->chip_type == w83795g) 2235 w83795_check_dynamic_in_limits(client); 2236 2237 data->hwmon_dev = hwmon_device_register(dev); 2238 if (IS_ERR(data->hwmon_dev)) { 2239 err = PTR_ERR(data->hwmon_dev); 2240 goto exit_remove; 2241 } 2242 2243 return 0; 2244 2245 exit_remove: 2246 w83795_handle_files(dev, device_remove_file_wrapper); 2247 return err; 2248 } 2249 2250 static int w83795_remove(struct i2c_client *client) 2251 { 2252 struct w83795_data *data = i2c_get_clientdata(client); 2253 2254 hwmon_device_unregister(data->hwmon_dev); 2255 w83795_handle_files(&client->dev, device_remove_file_wrapper); 2256 2257 return 0; 2258 } 2259 2260 2261 static const struct i2c_device_id w83795_id[] = { 2262 { "w83795g", w83795g }, 2263 { "w83795adg", w83795adg }, 2264 { } 2265 }; 2266 MODULE_DEVICE_TABLE(i2c, w83795_id); 2267 2268 static struct i2c_driver w83795_driver = { 2269 .driver = { 2270 .name = "w83795", 2271 }, 2272 .probe = w83795_probe, 2273 .remove = w83795_remove, 2274 .id_table = w83795_id, 2275 2276 .class = I2C_CLASS_HWMON, 2277 .detect = w83795_detect, 2278 .address_list = normal_i2c, 2279 }; 2280 2281 module_i2c_driver(w83795_driver); 2282 2283 MODULE_AUTHOR("Wei Song, Jean Delvare <jdelvare@suse.de>"); 2284 MODULE_DESCRIPTION("W83795G/ADG hardware monitoring driver"); 2285 MODULE_LICENSE("GPL"); 2286