1dff96888SDirk Hohndel (VMware) // SPDX-License-Identifier: GPL-2.0 OR MIT
2fb1d9738SJakob Bornecrantz /**************************************************************************
3fb1d9738SJakob Bornecrantz *
4dff96888SDirk Hohndel (VMware) * Copyright 2009-2015 VMware, Inc., Palo Alto, CA., USA
5fb1d9738SJakob Bornecrantz *
6fb1d9738SJakob Bornecrantz * Permission is hereby granted, free of charge, to any person obtaining a
7fb1d9738SJakob Bornecrantz * copy of this software and associated documentation files (the
8fb1d9738SJakob Bornecrantz * "Software"), to deal in the Software without restriction, including
9fb1d9738SJakob Bornecrantz * without limitation the rights to use, copy, modify, merge, publish,
10fb1d9738SJakob Bornecrantz * distribute, sub license, and/or sell copies of the Software, and to
11fb1d9738SJakob Bornecrantz * permit persons to whom the Software is furnished to do so, subject to
12fb1d9738SJakob Bornecrantz * the following conditions:
13fb1d9738SJakob Bornecrantz *
14fb1d9738SJakob Bornecrantz * The above copyright notice and this permission notice (including the
15fb1d9738SJakob Bornecrantz * next paragraph) shall be included in all copies or substantial portions
16fb1d9738SJakob Bornecrantz * of the Software.
17fb1d9738SJakob Bornecrantz *
18fb1d9738SJakob Bornecrantz * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19fb1d9738SJakob Bornecrantz * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20fb1d9738SJakob Bornecrantz * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21fb1d9738SJakob Bornecrantz * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22fb1d9738SJakob Bornecrantz * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23fb1d9738SJakob Bornecrantz * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24fb1d9738SJakob Bornecrantz * USE OR OTHER DEALINGS IN THE SOFTWARE.
25fb1d9738SJakob Bornecrantz *
26fb1d9738SJakob Bornecrantz **************************************************************************/
27fb1d9738SJakob Bornecrantz
28b0fee7dfSThomas Zimmermann #include <linux/pci.h>
296ae8748bSSam Ravnborg #include <linux/sched/signal.h>
306ae8748bSSam Ravnborg
31fb1d9738SJakob Bornecrantz #include "vmwgfx_drv.h"
32fb1d9738SJakob Bornecrantz
33fb1d9738SJakob Bornecrantz #define VMW_FENCE_WRAP (1 << 24)
34fb1d9738SJakob Bornecrantz
vmw_irqflag_fence_goal(struct vmw_private * vmw)35*1d6595b4SZack Rusin static u32 vmw_irqflag_fence_goal(struct vmw_private *vmw)
36*1d6595b4SZack Rusin {
37*1d6595b4SZack Rusin if ((vmw->capabilities2 & SVGA_CAP2_EXTRA_REGS) != 0)
38*1d6595b4SZack Rusin return SVGA_IRQFLAG_REG_FENCE_GOAL;
39*1d6595b4SZack Rusin else
40*1d6595b4SZack Rusin return SVGA_IRQFLAG_FENCE_GOAL;
41*1d6595b4SZack Rusin }
42*1d6595b4SZack Rusin
43ef369904SThomas Hellstrom /**
44ef369904SThomas Hellstrom * vmw_thread_fn - Deferred (process context) irq handler
45ef369904SThomas Hellstrom *
46ef369904SThomas Hellstrom * @irq: irq number
47ef369904SThomas Hellstrom * @arg: Closure argument. Pointer to a struct drm_device cast to void *
48ef369904SThomas Hellstrom *
49ef369904SThomas Hellstrom * This function implements the deferred part of irq processing.
50ef369904SThomas Hellstrom * The function is guaranteed to run at least once after the
51ef369904SThomas Hellstrom * vmw_irq_handler has returned with IRQ_WAKE_THREAD.
52ef369904SThomas Hellstrom *
53ef369904SThomas Hellstrom */
vmw_thread_fn(int irq,void * arg)54ef369904SThomas Hellstrom static irqreturn_t vmw_thread_fn(int irq, void *arg)
55ef369904SThomas Hellstrom {
56ef369904SThomas Hellstrom struct drm_device *dev = (struct drm_device *)arg;
57ef369904SThomas Hellstrom struct vmw_private *dev_priv = vmw_priv(dev);
58ef369904SThomas Hellstrom irqreturn_t ret = IRQ_NONE;
59ef369904SThomas Hellstrom
60ef369904SThomas Hellstrom if (test_and_clear_bit(VMW_IRQTHREAD_FENCE,
61ef369904SThomas Hellstrom dev_priv->irqthread_pending)) {
62ef369904SThomas Hellstrom vmw_fences_update(dev_priv->fman);
63ef369904SThomas Hellstrom wake_up_all(&dev_priv->fence_queue);
64ef369904SThomas Hellstrom ret = IRQ_HANDLED;
65ef369904SThomas Hellstrom }
66ef369904SThomas Hellstrom
67ef369904SThomas Hellstrom if (test_and_clear_bit(VMW_IRQTHREAD_CMDBUF,
68ef369904SThomas Hellstrom dev_priv->irqthread_pending)) {
69ef369904SThomas Hellstrom vmw_cmdbuf_irqthread(dev_priv->cman);
70ef369904SThomas Hellstrom ret = IRQ_HANDLED;
71ef369904SThomas Hellstrom }
72ef369904SThomas Hellstrom
73ef369904SThomas Hellstrom return ret;
74ef369904SThomas Hellstrom }
75ef369904SThomas Hellstrom
76ef369904SThomas Hellstrom /**
772cd80dbdSZack Rusin * vmw_irq_handler: irq handler
78ef369904SThomas Hellstrom *
79ef369904SThomas Hellstrom * @irq: irq number
80ef369904SThomas Hellstrom * @arg: Closure argument. Pointer to a struct drm_device cast to void *
81ef369904SThomas Hellstrom *
82ef369904SThomas Hellstrom * This function implements the quick part of irq processing.
83ef369904SThomas Hellstrom * The function performs fast actions like clearing the device interrupt
84ef369904SThomas Hellstrom * flags and also reasonably quick actions like waking processes waiting for
85ef369904SThomas Hellstrom * FIFO space. Other IRQ actions are deferred to the IRQ thread.
86ef369904SThomas Hellstrom */
vmw_irq_handler(int irq,void * arg)87e300173fSThomas Hellstrom static irqreturn_t vmw_irq_handler(int irq, void *arg)
88fb1d9738SJakob Bornecrantz {
89fb1d9738SJakob Bornecrantz struct drm_device *dev = (struct drm_device *)arg;
90fb1d9738SJakob Bornecrantz struct vmw_private *dev_priv = vmw_priv(dev);
9157c5ee79SThomas Hellstrom uint32_t status, masked_status;
92ef369904SThomas Hellstrom irqreturn_t ret = IRQ_HANDLED;
93fb1d9738SJakob Bornecrantz
942cd80dbdSZack Rusin status = vmw_irq_status_read(dev_priv);
95d2e8851aSThomas Hellstrom masked_status = status & READ_ONCE(dev_priv->irq_mask);
96fb1d9738SJakob Bornecrantz
9757c5ee79SThomas Hellstrom if (likely(status))
982cd80dbdSZack Rusin vmw_irq_status_write(dev_priv, status);
99ae2a1040SThomas Hellstrom
100d2e8851aSThomas Hellstrom if (!status)
10157c5ee79SThomas Hellstrom return IRQ_NONE;
10257c5ee79SThomas Hellstrom
10357c5ee79SThomas Hellstrom if (masked_status & SVGA_IRQFLAG_FIFO_PROGRESS)
104fb1d9738SJakob Bornecrantz wake_up_all(&dev_priv->fifo_queue);
105fb1d9738SJakob Bornecrantz
106ef369904SThomas Hellstrom if ((masked_status & (SVGA_IRQFLAG_ANY_FENCE |
107*1d6595b4SZack Rusin vmw_irqflag_fence_goal(dev_priv))) &&
108ef369904SThomas Hellstrom !test_and_set_bit(VMW_IRQTHREAD_FENCE, dev_priv->irqthread_pending))
109ef369904SThomas Hellstrom ret = IRQ_WAKE_THREAD;
110fb1d9738SJakob Bornecrantz
111ef369904SThomas Hellstrom if ((masked_status & (SVGA_IRQFLAG_COMMAND_BUFFER |
112ef369904SThomas Hellstrom SVGA_IRQFLAG_ERROR)) &&
113ef369904SThomas Hellstrom !test_and_set_bit(VMW_IRQTHREAD_CMDBUF,
114ef369904SThomas Hellstrom dev_priv->irqthread_pending))
115ef369904SThomas Hellstrom ret = IRQ_WAKE_THREAD;
116ef369904SThomas Hellstrom
117ef369904SThomas Hellstrom return ret;
118fb1d9738SJakob Bornecrantz }
119fb1d9738SJakob Bornecrantz
vmw_fifo_idle(struct vmw_private * dev_priv,uint32_t seqno)1206bcd8d3cSThomas Hellstrom static bool vmw_fifo_idle(struct vmw_private *dev_priv, uint32_t seqno)
121fb1d9738SJakob Bornecrantz {
122fb1d9738SJakob Bornecrantz
123496eb6fdSThomas Hellstrom return (vmw_read(dev_priv, SVGA_REG_BUSY) == 0);
124fb1d9738SJakob Bornecrantz }
125fb1d9738SJakob Bornecrantz
vmw_update_seqno(struct vmw_private * dev_priv)1262cd80dbdSZack Rusin void vmw_update_seqno(struct vmw_private *dev_priv)
1271925d456SThomas Hellstrom {
1282cd80dbdSZack Rusin uint32_t seqno = vmw_fence_read(dev_priv);
1291925d456SThomas Hellstrom
1306bcd8d3cSThomas Hellstrom if (dev_priv->last_read_seqno != seqno) {
1316bcd8d3cSThomas Hellstrom dev_priv->last_read_seqno = seqno;
13257c5ee79SThomas Hellstrom vmw_fences_update(dev_priv->fman);
1331925d456SThomas Hellstrom }
1341925d456SThomas Hellstrom }
135fb1d9738SJakob Bornecrantz
vmw_seqno_passed(struct vmw_private * dev_priv,uint32_t seqno)1366bcd8d3cSThomas Hellstrom bool vmw_seqno_passed(struct vmw_private *dev_priv,
1376bcd8d3cSThomas Hellstrom uint32_t seqno)
138fb1d9738SJakob Bornecrantz {
139fb1d9738SJakob Bornecrantz bool ret;
140fb1d9738SJakob Bornecrantz
1416bcd8d3cSThomas Hellstrom if (likely(dev_priv->last_read_seqno - seqno < VMW_FENCE_WRAP))
142fb1d9738SJakob Bornecrantz return true;
143fb1d9738SJakob Bornecrantz
1442cd80dbdSZack Rusin vmw_update_seqno(dev_priv);
1456bcd8d3cSThomas Hellstrom if (likely(dev_priv->last_read_seqno - seqno < VMW_FENCE_WRAP))
146fb1d9738SJakob Bornecrantz return true;
147fb1d9738SJakob Bornecrantz
148*1d6595b4SZack Rusin if (!vmw_has_fences(dev_priv) && vmw_fifo_idle(dev_priv, seqno))
149fb1d9738SJakob Bornecrantz return true;
150fb1d9738SJakob Bornecrantz
151fb1d9738SJakob Bornecrantz /**
1526bcd8d3cSThomas Hellstrom * Then check if the seqno is higher than what we've actually
153fb1d9738SJakob Bornecrantz * emitted. Then the fence is stale and signaled.
154fb1d9738SJakob Bornecrantz */
155fb1d9738SJakob Bornecrantz
1566bcd8d3cSThomas Hellstrom ret = ((atomic_read(&dev_priv->marker_seq) - seqno)
15785b9e487SThomas Hellstrom > VMW_FENCE_WRAP);
158fb1d9738SJakob Bornecrantz
159fb1d9738SJakob Bornecrantz return ret;
160fb1d9738SJakob Bornecrantz }
161fb1d9738SJakob Bornecrantz
vmw_fallback_wait(struct vmw_private * dev_priv,bool lazy,bool fifo_idle,uint32_t seqno,bool interruptible,unsigned long timeout)162fb1d9738SJakob Bornecrantz int vmw_fallback_wait(struct vmw_private *dev_priv,
163fb1d9738SJakob Bornecrantz bool lazy,
164fb1d9738SJakob Bornecrantz bool fifo_idle,
1656bcd8d3cSThomas Hellstrom uint32_t seqno,
166fb1d9738SJakob Bornecrantz bool interruptible,
167fb1d9738SJakob Bornecrantz unsigned long timeout)
168fb1d9738SJakob Bornecrantz {
1692cd80dbdSZack Rusin struct vmw_fifo_state *fifo_state = dev_priv->fifo;
170*1d6595b4SZack Rusin bool fifo_down = false;
171fb1d9738SJakob Bornecrantz
172fb1d9738SJakob Bornecrantz uint32_t count = 0;
173fb1d9738SJakob Bornecrantz uint32_t signal_seq;
174fb1d9738SJakob Bornecrantz int ret;
175fb1d9738SJakob Bornecrantz unsigned long end_jiffies = jiffies + timeout;
176fb1d9738SJakob Bornecrantz bool (*wait_condition)(struct vmw_private *, uint32_t);
177fb1d9738SJakob Bornecrantz DEFINE_WAIT(__wait);
178fb1d9738SJakob Bornecrantz
179fb1d9738SJakob Bornecrantz wait_condition = (fifo_idle) ? &vmw_fifo_idle :
1806bcd8d3cSThomas Hellstrom &vmw_seqno_passed;
181fb1d9738SJakob Bornecrantz
182fb1d9738SJakob Bornecrantz /**
183fb1d9738SJakob Bornecrantz * Block command submission while waiting for idle.
184fb1d9738SJakob Bornecrantz */
185fb1d9738SJakob Bornecrantz
1863eab3d9eSThomas Hellstrom if (fifo_idle) {
1873eab3d9eSThomas Hellstrom if (dev_priv->cman) {
1883eab3d9eSThomas Hellstrom ret = vmw_cmdbuf_idle(dev_priv->cman, interruptible,
1893eab3d9eSThomas Hellstrom 10*HZ);
1903eab3d9eSThomas Hellstrom if (ret)
1913eab3d9eSThomas Hellstrom goto out_err;
192*1d6595b4SZack Rusin } else if (fifo_state) {
193*1d6595b4SZack Rusin down_read(&fifo_state->rwsem);
194*1d6595b4SZack Rusin fifo_down = true;
1953eab3d9eSThomas Hellstrom }
1963eab3d9eSThomas Hellstrom }
1973eab3d9eSThomas Hellstrom
1986bcd8d3cSThomas Hellstrom signal_seq = atomic_read(&dev_priv->marker_seq);
199fb1d9738SJakob Bornecrantz ret = 0;
200fb1d9738SJakob Bornecrantz
201fb1d9738SJakob Bornecrantz for (;;) {
202fb1d9738SJakob Bornecrantz prepare_to_wait(&dev_priv->fence_queue, &__wait,
203fb1d9738SJakob Bornecrantz (interruptible) ?
204fb1d9738SJakob Bornecrantz TASK_INTERRUPTIBLE : TASK_UNINTERRUPTIBLE);
2056bcd8d3cSThomas Hellstrom if (wait_condition(dev_priv, seqno))
206fb1d9738SJakob Bornecrantz break;
207fb1d9738SJakob Bornecrantz if (time_after_eq(jiffies, end_jiffies)) {
208fb1d9738SJakob Bornecrantz DRM_ERROR("SVGA device lockup.\n");
209fb1d9738SJakob Bornecrantz break;
210fb1d9738SJakob Bornecrantz }
211fb1d9738SJakob Bornecrantz if (lazy)
212fb1d9738SJakob Bornecrantz schedule_timeout(1);
213fb1d9738SJakob Bornecrantz else if ((++count & 0x0F) == 0) {
214fb1d9738SJakob Bornecrantz /**
215fb1d9738SJakob Bornecrantz * FIXME: Use schedule_hr_timeout here for
216fb1d9738SJakob Bornecrantz * newer kernels and lower CPU utilization.
217fb1d9738SJakob Bornecrantz */
218fb1d9738SJakob Bornecrantz
219fb1d9738SJakob Bornecrantz __set_current_state(TASK_RUNNING);
220fb1d9738SJakob Bornecrantz schedule();
221fb1d9738SJakob Bornecrantz __set_current_state((interruptible) ?
222fb1d9738SJakob Bornecrantz TASK_INTERRUPTIBLE :
223fb1d9738SJakob Bornecrantz TASK_UNINTERRUPTIBLE);
224fb1d9738SJakob Bornecrantz }
225fb1d9738SJakob Bornecrantz if (interruptible && signal_pending(current)) {
2263d3a5b32SThomas Hellstrom ret = -ERESTARTSYS;
227fb1d9738SJakob Bornecrantz break;
228fb1d9738SJakob Bornecrantz }
229fb1d9738SJakob Bornecrantz }
230fb1d9738SJakob Bornecrantz finish_wait(&dev_priv->fence_queue, &__wait);
231*1d6595b4SZack Rusin if (ret == 0 && fifo_idle && fifo_state)
2322cd80dbdSZack Rusin vmw_fence_write(dev_priv, signal_seq);
233b76ff5eaSThomas Hellstrom
234fb1d9738SJakob Bornecrantz wake_up_all(&dev_priv->fence_queue);
2353eab3d9eSThomas Hellstrom out_err:
236*1d6595b4SZack Rusin if (fifo_down)
237fb1d9738SJakob Bornecrantz up_read(&fifo_state->rwsem);
238fb1d9738SJakob Bornecrantz
239fb1d9738SJakob Bornecrantz return ret;
240fb1d9738SJakob Bornecrantz }
241fb1d9738SJakob Bornecrantz
vmw_generic_waiter_add(struct vmw_private * dev_priv,u32 flag,int * waiter_count)242d2e8851aSThomas Hellstrom void vmw_generic_waiter_add(struct vmw_private *dev_priv,
243d2e8851aSThomas Hellstrom u32 flag, int *waiter_count)
244d2e8851aSThomas Hellstrom {
245d2e8851aSThomas Hellstrom spin_lock_bh(&dev_priv->waiter_lock);
246d2e8851aSThomas Hellstrom if ((*waiter_count)++ == 0) {
2472cd80dbdSZack Rusin vmw_irq_status_write(dev_priv, flag);
248d2e8851aSThomas Hellstrom dev_priv->irq_mask |= flag;
249d2e8851aSThomas Hellstrom vmw_write(dev_priv, SVGA_REG_IRQMASK, dev_priv->irq_mask);
250d2e8851aSThomas Hellstrom }
251d2e8851aSThomas Hellstrom spin_unlock_bh(&dev_priv->waiter_lock);
252d2e8851aSThomas Hellstrom }
253d2e8851aSThomas Hellstrom
vmw_generic_waiter_remove(struct vmw_private * dev_priv,u32 flag,int * waiter_count)254d2e8851aSThomas Hellstrom void vmw_generic_waiter_remove(struct vmw_private *dev_priv,
255d2e8851aSThomas Hellstrom u32 flag, int *waiter_count)
256d2e8851aSThomas Hellstrom {
257d2e8851aSThomas Hellstrom spin_lock_bh(&dev_priv->waiter_lock);
258d2e8851aSThomas Hellstrom if (--(*waiter_count) == 0) {
259d2e8851aSThomas Hellstrom dev_priv->irq_mask &= ~flag;
260d2e8851aSThomas Hellstrom vmw_write(dev_priv, SVGA_REG_IRQMASK, dev_priv->irq_mask);
261d2e8851aSThomas Hellstrom }
262d2e8851aSThomas Hellstrom spin_unlock_bh(&dev_priv->waiter_lock);
263d2e8851aSThomas Hellstrom }
264d2e8851aSThomas Hellstrom
vmw_seqno_waiter_add(struct vmw_private * dev_priv)265ae2a1040SThomas Hellstrom void vmw_seqno_waiter_add(struct vmw_private *dev_priv)
2664f73a96bSThomas Hellstrom {
267d2e8851aSThomas Hellstrom vmw_generic_waiter_add(dev_priv, SVGA_IRQFLAG_ANY_FENCE,
268d2e8851aSThomas Hellstrom &dev_priv->fence_queue_waiters);
2694f73a96bSThomas Hellstrom }
2704f73a96bSThomas Hellstrom
vmw_seqno_waiter_remove(struct vmw_private * dev_priv)271ae2a1040SThomas Hellstrom void vmw_seqno_waiter_remove(struct vmw_private *dev_priv)
2724f73a96bSThomas Hellstrom {
273d2e8851aSThomas Hellstrom vmw_generic_waiter_remove(dev_priv, SVGA_IRQFLAG_ANY_FENCE,
274d2e8851aSThomas Hellstrom &dev_priv->fence_queue_waiters);
27557c5ee79SThomas Hellstrom }
27657c5ee79SThomas Hellstrom
vmw_goal_waiter_add(struct vmw_private * dev_priv)27757c5ee79SThomas Hellstrom void vmw_goal_waiter_add(struct vmw_private *dev_priv)
27857c5ee79SThomas Hellstrom {
279*1d6595b4SZack Rusin vmw_generic_waiter_add(dev_priv, vmw_irqflag_fence_goal(dev_priv),
280d2e8851aSThomas Hellstrom &dev_priv->goal_queue_waiters);
28157c5ee79SThomas Hellstrom }
28257c5ee79SThomas Hellstrom
vmw_goal_waiter_remove(struct vmw_private * dev_priv)28357c5ee79SThomas Hellstrom void vmw_goal_waiter_remove(struct vmw_private *dev_priv)
28457c5ee79SThomas Hellstrom {
285*1d6595b4SZack Rusin vmw_generic_waiter_remove(dev_priv, vmw_irqflag_fence_goal(dev_priv),
286d2e8851aSThomas Hellstrom &dev_priv->goal_queue_waiters);
2874f73a96bSThomas Hellstrom }
2884f73a96bSThomas Hellstrom
vmw_irq_preinstall(struct drm_device * dev)289e300173fSThomas Hellstrom static void vmw_irq_preinstall(struct drm_device *dev)
290fb1d9738SJakob Bornecrantz {
291fb1d9738SJakob Bornecrantz struct vmw_private *dev_priv = vmw_priv(dev);
292fb1d9738SJakob Bornecrantz uint32_t status;
293fb1d9738SJakob Bornecrantz
2942cd80dbdSZack Rusin status = vmw_irq_status_read(dev_priv);
2952cd80dbdSZack Rusin vmw_irq_status_write(dev_priv, status);
296fb1d9738SJakob Bornecrantz }
297fb1d9738SJakob Bornecrantz
vmw_irq_uninstall(struct drm_device * dev)298fb1d9738SJakob Bornecrantz void vmw_irq_uninstall(struct drm_device *dev)
299fb1d9738SJakob Bornecrantz {
300fb1d9738SJakob Bornecrantz struct vmw_private *dev_priv = vmw_priv(dev);
301b0fee7dfSThomas Zimmermann struct pci_dev *pdev = to_pci_dev(dev->dev);
302fb1d9738SJakob Bornecrantz uint32_t status;
303fb1d9738SJakob Bornecrantz u32 i;
304fb1d9738SJakob Bornecrantz
305fb1d9738SJakob Bornecrantz if (!(dev_priv->capabilities & SVGA_CAP_IRQMASK))
306fb1d9738SJakob Bornecrantz return;
307fb1d9738SJakob Bornecrantz
308fb1d9738SJakob Bornecrantz vmw_write(dev_priv, SVGA_REG_IRQMASK, 0);
3092cd80dbdSZack Rusin
3102cd80dbdSZack Rusin status = vmw_irq_status_read(dev_priv);
311e300173fSThomas Hellstrom vmw_irq_status_write(dev_priv, status);
312b0fee7dfSThomas Zimmermann
313e300173fSThomas Hellstrom for (i = 0; i < dev_priv->num_irq_vectors; ++i)
314e300173fSThomas Hellstrom free_irq(dev_priv->irqs[i], dev);
315e300173fSThomas Hellstrom
316e300173fSThomas Hellstrom pci_free_irq_vectors(pdev);
317e300173fSThomas Hellstrom dev_priv->num_irq_vectors = 0;
318e300173fSThomas Hellstrom }
319e300173fSThomas Hellstrom
320e300173fSThomas Hellstrom /**
321e300173fSThomas Hellstrom * vmw_irq_install - Install the irq handlers
322e300173fSThomas Hellstrom *
323e300173fSThomas Hellstrom * @dev_priv: Pointer to the vmw_private device.
324e300173fSThomas Hellstrom * Return: Zero if successful. Negative number otherwise.
325e300173fSThomas Hellstrom */
vmw_irq_install(struct vmw_private * dev_priv)326b0fee7dfSThomas Zimmermann int vmw_irq_install(struct vmw_private *dev_priv)
327e300173fSThomas Hellstrom {
328fb1d9738SJakob Bornecrantz struct pci_dev *pdev = to_pci_dev(dev_priv->drm.dev);
329 struct drm_device *dev = &dev_priv->drm;
330 int ret;
331 int nvec;
332 int i = 0;
333
334 BUILD_BUG_ON((SVGA_IRQFLAG_MAX >> VMWGFX_MAX_NUM_IRQS) != 1);
335 BUG_ON(VMWGFX_MAX_NUM_IRQS != get_count_order(SVGA_IRQFLAG_MAX));
336
337 nvec = pci_alloc_irq_vectors(pdev, 1, VMWGFX_MAX_NUM_IRQS,
338 PCI_IRQ_ALL_TYPES);
339
340 if (nvec <= 0) {
341 drm_err(&dev_priv->drm,
342 "IRQ's are unavailable, nvec: %d\n", nvec);
343 ret = nvec;
344 goto done;
345 }
346
347 vmw_irq_preinstall(dev);
348
349 for (i = 0; i < nvec; ++i) {
350 ret = pci_irq_vector(pdev, i);
351 if (ret < 0) {
352 drm_err(&dev_priv->drm,
353 "failed getting irq vector: %d\n", ret);
354 goto done;
355 }
356 dev_priv->irqs[i] = ret;
357
358 ret = request_threaded_irq(dev_priv->irqs[i], vmw_irq_handler, vmw_thread_fn,
359 IRQF_SHARED, VMWGFX_DRIVER_NAME, dev);
360 if (ret != 0) {
361 drm_err(&dev_priv->drm,
362 "Failed installing irq(%d): %d\n",
363 dev_priv->irqs[i], ret);
364 goto done;
365 }
366 }
367
368 done:
369 dev_priv->num_irq_vectors = i;
370 return ret;
371 }
372