1a67719d1SMark Yao /* 2a67719d1SMark Yao * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd 3a67719d1SMark Yao * Author:Mark Yao <mark.yao@rock-chips.com> 4a67719d1SMark Yao * 5a67719d1SMark Yao * This software is licensed under the terms of the GNU General Public 6a67719d1SMark Yao * License version 2, as published by the Free Software Foundation, and 7a67719d1SMark Yao * may be copied, distributed, and modified under those terms. 8a67719d1SMark Yao * 9a67719d1SMark Yao * This program is distributed in the hope that it will be useful, 10a67719d1SMark Yao * but WITHOUT ANY WARRANTY; without even the implied warranty of 11a67719d1SMark Yao * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 12a67719d1SMark Yao * GNU General Public License for more details. 13a67719d1SMark Yao */ 14a67719d1SMark Yao 15a67719d1SMark Yao #include <drm/drmP.h> 16a67719d1SMark Yao 17a67719d1SMark Yao #include <linux/kernel.h> 18a67719d1SMark Yao #include <linux/component.h> 19a67719d1SMark Yao 20a67719d1SMark Yao #include "rockchip_drm_vop.h" 21a67719d1SMark Yao #include "rockchip_vop_reg.h" 22a67719d1SMark Yao 239548e1b4SMark yao #define _VOP_REG(off, _mask, _shift, _write_mask, _relaxed) \ 249548e1b4SMark yao { \ 259548e1b4SMark yao .offset = off, \ 26a67719d1SMark Yao .mask = _mask, \ 279548e1b4SMark yao .shift = _shift, \ 289548e1b4SMark yao .write_mask = _write_mask, \ 299548e1b4SMark yao .relaxed = _relaxed, \ 309548e1b4SMark yao } 31d49463ecSMark Yao 329548e1b4SMark yao #define VOP_REG(off, _mask, _shift) \ 339548e1b4SMark yao _VOP_REG(off, _mask, _shift, false, true) 349548e1b4SMark yao 359548e1b4SMark yao #define VOP_REG_SYNC(off, _mask, _shift) \ 369548e1b4SMark yao _VOP_REG(off, _mask, _shift, false, false) 379548e1b4SMark yao 389548e1b4SMark yao #define VOP_REG_MASK_SYNC(off, _mask, _shift) \ 399548e1b4SMark yao _VOP_REG(off, _mask, _shift, true, false) 40a67719d1SMark Yao 41f7673453SMark Yao static const uint32_t formats_win_full[] = { 42a67719d1SMark Yao DRM_FORMAT_XRGB8888, 43a67719d1SMark Yao DRM_FORMAT_ARGB8888, 44a67719d1SMark Yao DRM_FORMAT_XBGR8888, 45a67719d1SMark Yao DRM_FORMAT_ABGR8888, 46a67719d1SMark Yao DRM_FORMAT_RGB888, 47a67719d1SMark Yao DRM_FORMAT_BGR888, 48a67719d1SMark Yao DRM_FORMAT_RGB565, 49a67719d1SMark Yao DRM_FORMAT_BGR565, 50a67719d1SMark Yao DRM_FORMAT_NV12, 51a67719d1SMark Yao DRM_FORMAT_NV16, 52a67719d1SMark Yao DRM_FORMAT_NV24, 53a67719d1SMark Yao }; 54a67719d1SMark Yao 55f7673453SMark Yao static const uint32_t formats_win_lite[] = { 56a67719d1SMark Yao DRM_FORMAT_XRGB8888, 57a67719d1SMark Yao DRM_FORMAT_ARGB8888, 58a67719d1SMark Yao DRM_FORMAT_XBGR8888, 59a67719d1SMark Yao DRM_FORMAT_ABGR8888, 60a67719d1SMark Yao DRM_FORMAT_RGB888, 61a67719d1SMark Yao DRM_FORMAT_BGR888, 62a67719d1SMark Yao DRM_FORMAT_RGB565, 63a67719d1SMark Yao DRM_FORMAT_BGR565, 64a67719d1SMark Yao }; 65a67719d1SMark Yao 66b51502adSMark Yao static const struct vop_scl_regs rk3036_win_scl = { 67b51502adSMark Yao .scale_yrgb_x = VOP_REG(RK3036_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0), 68b51502adSMark Yao .scale_yrgb_y = VOP_REG(RK3036_WIN0_SCL_FACTOR_YRGB, 0xffff, 16), 69b51502adSMark Yao .scale_cbcr_x = VOP_REG(RK3036_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0), 70b51502adSMark Yao .scale_cbcr_y = VOP_REG(RK3036_WIN0_SCL_FACTOR_CBR, 0xffff, 16), 71b51502adSMark Yao }; 72b51502adSMark Yao 73b51502adSMark Yao static const struct vop_win_phy rk3036_win0_data = { 74b51502adSMark Yao .scl = &rk3036_win_scl, 75b51502adSMark Yao .data_formats = formats_win_full, 76b51502adSMark Yao .nformats = ARRAY_SIZE(formats_win_full), 77b51502adSMark Yao .enable = VOP_REG(RK3036_SYS_CTRL, 0x1, 0), 78b51502adSMark Yao .format = VOP_REG(RK3036_SYS_CTRL, 0x7, 3), 79b51502adSMark Yao .rb_swap = VOP_REG(RK3036_SYS_CTRL, 0x1, 15), 80b51502adSMark Yao .act_info = VOP_REG(RK3036_WIN0_ACT_INFO, 0x1fff1fff, 0), 81b51502adSMark Yao .dsp_info = VOP_REG(RK3036_WIN0_DSP_INFO, 0x0fff0fff, 0), 82b51502adSMark Yao .dsp_st = VOP_REG(RK3036_WIN0_DSP_ST, 0x1fff1fff, 0), 83b51502adSMark Yao .yrgb_mst = VOP_REG(RK3036_WIN0_YRGB_MST, 0xffffffff, 0), 84b51502adSMark Yao .uv_mst = VOP_REG(RK3036_WIN0_CBR_MST, 0xffffffff, 0), 85b51502adSMark Yao .yrgb_vir = VOP_REG(RK3036_WIN0_VIR, 0xffff, 0), 86b51502adSMark Yao .uv_vir = VOP_REG(RK3036_WIN0_VIR, 0x1fff, 16), 87b51502adSMark Yao }; 88b51502adSMark Yao 89b51502adSMark Yao static const struct vop_win_phy rk3036_win1_data = { 90b51502adSMark Yao .data_formats = formats_win_lite, 91b51502adSMark Yao .nformats = ARRAY_SIZE(formats_win_lite), 92b51502adSMark Yao .enable = VOP_REG(RK3036_SYS_CTRL, 0x1, 1), 93b51502adSMark Yao .format = VOP_REG(RK3036_SYS_CTRL, 0x7, 6), 94b51502adSMark Yao .rb_swap = VOP_REG(RK3036_SYS_CTRL, 0x1, 19), 95b51502adSMark Yao .act_info = VOP_REG(RK3036_WIN1_ACT_INFO, 0x1fff1fff, 0), 96b51502adSMark Yao .dsp_info = VOP_REG(RK3036_WIN1_DSP_INFO, 0x0fff0fff, 0), 97b51502adSMark Yao .dsp_st = VOP_REG(RK3036_WIN1_DSP_ST, 0x1fff1fff, 0), 98b51502adSMark Yao .yrgb_mst = VOP_REG(RK3036_WIN1_MST, 0xffffffff, 0), 99b51502adSMark Yao .yrgb_vir = VOP_REG(RK3036_WIN1_VIR, 0xffff, 0), 100b51502adSMark Yao }; 101b51502adSMark Yao 102b51502adSMark Yao static const struct vop_win_data rk3036_vop_win_data[] = { 103b51502adSMark Yao { .base = 0x00, .phy = &rk3036_win0_data, 104b51502adSMark Yao .type = DRM_PLANE_TYPE_PRIMARY }, 105b51502adSMark Yao { .base = 0x00, .phy = &rk3036_win1_data, 106b51502adSMark Yao .type = DRM_PLANE_TYPE_CURSOR }, 107b51502adSMark Yao }; 108b51502adSMark Yao 109b51502adSMark Yao static const int rk3036_vop_intrs[] = { 110b51502adSMark Yao DSP_HOLD_VALID_INTR, 111b51502adSMark Yao FS_INTR, 112b51502adSMark Yao LINE_FLAG_INTR, 113b51502adSMark Yao BUS_ERROR_INTR, 114b51502adSMark Yao }; 115b51502adSMark Yao 116b51502adSMark Yao static const struct vop_intr rk3036_intr = { 117b51502adSMark Yao .intrs = rk3036_vop_intrs, 118b51502adSMark Yao .nintrs = ARRAY_SIZE(rk3036_vop_intrs), 119ac6560dfSMark yao .line_flag_num[0] = VOP_REG(RK3036_INT_STATUS, 0xfff, 12), 1209a61c54bSMark yao .status = VOP_REG_SYNC(RK3036_INT_STATUS, 0xf, 0), 1219a61c54bSMark yao .enable = VOP_REG_SYNC(RK3036_INT_STATUS, 0xf, 4), 1229a61c54bSMark yao .clear = VOP_REG_SYNC(RK3036_INT_STATUS, 0xf, 8), 123b51502adSMark Yao }; 124b51502adSMark Yao 1259a61c54bSMark yao static const struct vop_modeset rk3036_modeset = { 126b51502adSMark Yao .htotal_pw = VOP_REG(RK3036_DSP_HTOTAL_HS_END, 0x1fff1fff, 0), 127b51502adSMark Yao .hact_st_end = VOP_REG(RK3036_DSP_HACT_ST_END, 0x1fff1fff, 0), 128b51502adSMark Yao .vtotal_pw = VOP_REG(RK3036_DSP_VTOTAL_VS_END, 0x1fff1fff, 0), 129b51502adSMark Yao .vact_st_end = VOP_REG(RK3036_DSP_VACT_ST_END, 0x1fff1fff, 0), 1309a61c54bSMark yao }; 1319a61c54bSMark yao 1329a61c54bSMark yao static const struct vop_output rk3036_output = { 1339a61c54bSMark yao .pin_pol = VOP_REG(RK3036_DSP_CTRL0, 0xf, 4), 1349a61c54bSMark yao }; 1359a61c54bSMark yao 1369a61c54bSMark yao static const struct vop_common rk3036_common = { 1379a61c54bSMark yao .standby = VOP_REG_SYNC(RK3036_SYS_CTRL, 0x1, 30), 1389a61c54bSMark yao .out_mode = VOP_REG(RK3036_DSP_CTRL0, 0xf, 0), 1399a61c54bSMark yao .dsp_blank = VOP_REG(RK3036_DSP_CTRL1, 0x1, 24), 1409548e1b4SMark yao .cfg_done = VOP_REG_SYNC(RK3036_REG_CFG_DONE, 0x1, 0), 141b51502adSMark Yao }; 142b51502adSMark Yao 143b51502adSMark Yao static const struct vop_data rk3036_vop = { 144b51502adSMark Yao .intr = &rk3036_intr, 1459a61c54bSMark yao .common = &rk3036_common, 1469a61c54bSMark yao .modeset = &rk3036_modeset, 1479a61c54bSMark yao .output = &rk3036_output, 148b51502adSMark Yao .win = rk3036_vop_win_data, 149b51502adSMark Yao .win_size = ARRAY_SIZE(rk3036_vop_win_data), 150b51502adSMark Yao }; 151b51502adSMark Yao 152460c3b00SSandy Huang static const struct vop_win_phy rk3126_win1_data = { 153460c3b00SSandy Huang .data_formats = formats_win_lite, 154460c3b00SSandy Huang .nformats = ARRAY_SIZE(formats_win_lite), 155460c3b00SSandy Huang .enable = VOP_REG(RK3036_SYS_CTRL, 0x1, 1), 156460c3b00SSandy Huang .format = VOP_REG(RK3036_SYS_CTRL, 0x7, 6), 157460c3b00SSandy Huang .rb_swap = VOP_REG(RK3036_SYS_CTRL, 0x1, 19), 158460c3b00SSandy Huang .dsp_info = VOP_REG(RK3126_WIN1_DSP_INFO, 0x0fff0fff, 0), 159460c3b00SSandy Huang .dsp_st = VOP_REG(RK3126_WIN1_DSP_ST, 0x1fff1fff, 0), 160460c3b00SSandy Huang .yrgb_mst = VOP_REG(RK3126_WIN1_MST, 0xffffffff, 0), 161460c3b00SSandy Huang .yrgb_vir = VOP_REG(RK3036_WIN1_VIR, 0xffff, 0), 162460c3b00SSandy Huang }; 163460c3b00SSandy Huang 164460c3b00SSandy Huang static const struct vop_win_data rk3126_vop_win_data[] = { 165460c3b00SSandy Huang { .base = 0x00, .phy = &rk3036_win0_data, 166460c3b00SSandy Huang .type = DRM_PLANE_TYPE_PRIMARY }, 167460c3b00SSandy Huang { .base = 0x00, .phy = &rk3126_win1_data, 168460c3b00SSandy Huang .type = DRM_PLANE_TYPE_CURSOR }, 169460c3b00SSandy Huang }; 170460c3b00SSandy Huang 171460c3b00SSandy Huang static const struct vop_data rk3126_vop = { 172460c3b00SSandy Huang .intr = &rk3036_intr, 173460c3b00SSandy Huang .common = &rk3036_common, 174460c3b00SSandy Huang .modeset = &rk3036_modeset, 175460c3b00SSandy Huang .output = &rk3036_output, 176460c3b00SSandy Huang .win = rk3126_vop_win_data, 177460c3b00SSandy Huang .win_size = ARRAY_SIZE(rk3126_vop_win_data), 178460c3b00SSandy Huang }; 179460c3b00SSandy Huang 180570913e0SSandy Huang static const int px30_vop_intrs[] = { 181570913e0SSandy Huang FS_INTR, 182570913e0SSandy Huang 0, 0, 183570913e0SSandy Huang LINE_FLAG_INTR, 184570913e0SSandy Huang 0, 185570913e0SSandy Huang BUS_ERROR_INTR, 186570913e0SSandy Huang 0, 0, 187570913e0SSandy Huang DSP_HOLD_VALID_INTR, 188570913e0SSandy Huang }; 189570913e0SSandy Huang 190570913e0SSandy Huang static const struct vop_intr px30_intr = { 191570913e0SSandy Huang .intrs = px30_vop_intrs, 192570913e0SSandy Huang .nintrs = ARRAY_SIZE(px30_vop_intrs), 193a6edf839SSandy Huang .line_flag_num[0] = VOP_REG(PX30_LINE_FLAG, 0xfff, 0), 194a6edf839SSandy Huang .status = VOP_REG_MASK_SYNC(PX30_INTR_STATUS, 0xffff, 0), 195a6edf839SSandy Huang .enable = VOP_REG_MASK_SYNC(PX30_INTR_EN, 0xffff, 0), 196a6edf839SSandy Huang .clear = VOP_REG_MASK_SYNC(PX30_INTR_CLEAR, 0xffff, 0), 197570913e0SSandy Huang }; 198570913e0SSandy Huang 199570913e0SSandy Huang static const struct vop_common px30_common = { 200570913e0SSandy Huang .standby = VOP_REG_SYNC(PX30_SYS_CTRL2, 0x1, 1), 201570913e0SSandy Huang .out_mode = VOP_REG(PX30_DSP_CTRL2, 0xf, 16), 202570913e0SSandy Huang .dsp_blank = VOP_REG(PX30_DSP_CTRL2, 0x1, 14), 203570913e0SSandy Huang .cfg_done = VOP_REG_SYNC(PX30_REG_CFG_DONE, 0x1, 0), 204570913e0SSandy Huang }; 205570913e0SSandy Huang 206570913e0SSandy Huang static const struct vop_modeset px30_modeset = { 207570913e0SSandy Huang .htotal_pw = VOP_REG(PX30_DSP_HTOTAL_HS_END, 0x0fff0fff, 0), 208570913e0SSandy Huang .hact_st_end = VOP_REG(PX30_DSP_HACT_ST_END, 0x0fff0fff, 0), 209570913e0SSandy Huang .vtotal_pw = VOP_REG(PX30_DSP_VTOTAL_VS_END, 0x0fff0fff, 0), 210570913e0SSandy Huang .vact_st_end = VOP_REG(PX30_DSP_VACT_ST_END, 0x0fff0fff, 0), 211570913e0SSandy Huang }; 212570913e0SSandy Huang 213570913e0SSandy Huang static const struct vop_output px30_output = { 214570913e0SSandy Huang .rgb_pin_pol = VOP_REG(PX30_DSP_CTRL0, 0xf, 1), 215570913e0SSandy Huang .mipi_pin_pol = VOP_REG(PX30_DSP_CTRL0, 0xf, 25), 216570913e0SSandy Huang .rgb_en = VOP_REG(PX30_DSP_CTRL0, 0x1, 0), 217570913e0SSandy Huang .mipi_en = VOP_REG(PX30_DSP_CTRL0, 0x1, 24), 218570913e0SSandy Huang }; 219570913e0SSandy Huang 220570913e0SSandy Huang static const struct vop_scl_regs px30_win_scl = { 221570913e0SSandy Huang .scale_yrgb_x = VOP_REG(PX30_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0), 222570913e0SSandy Huang .scale_yrgb_y = VOP_REG(PX30_WIN0_SCL_FACTOR_YRGB, 0xffff, 16), 223570913e0SSandy Huang .scale_cbcr_x = VOP_REG(PX30_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0), 224570913e0SSandy Huang .scale_cbcr_y = VOP_REG(PX30_WIN0_SCL_FACTOR_CBR, 0xffff, 16), 225570913e0SSandy Huang }; 226570913e0SSandy Huang 227570913e0SSandy Huang static const struct vop_win_phy px30_win0_data = { 228570913e0SSandy Huang .scl = &px30_win_scl, 229570913e0SSandy Huang .data_formats = formats_win_full, 230570913e0SSandy Huang .nformats = ARRAY_SIZE(formats_win_full), 231570913e0SSandy Huang .enable = VOP_REG(PX30_WIN0_CTRL0, 0x1, 0), 232570913e0SSandy Huang .format = VOP_REG(PX30_WIN0_CTRL0, 0x7, 1), 233570913e0SSandy Huang .rb_swap = VOP_REG(PX30_WIN0_CTRL0, 0x1, 12), 234570913e0SSandy Huang .act_info = VOP_REG(PX30_WIN0_ACT_INFO, 0xffffffff, 0), 235570913e0SSandy Huang .dsp_info = VOP_REG(PX30_WIN0_DSP_INFO, 0xffffffff, 0), 236570913e0SSandy Huang .dsp_st = VOP_REG(PX30_WIN0_DSP_ST, 0xffffffff, 0), 237570913e0SSandy Huang .yrgb_mst = VOP_REG(PX30_WIN0_YRGB_MST0, 0xffffffff, 0), 238570913e0SSandy Huang .uv_mst = VOP_REG(PX30_WIN0_CBR_MST0, 0xffffffff, 0), 239570913e0SSandy Huang .yrgb_vir = VOP_REG(PX30_WIN0_VIR, 0x1fff, 0), 240570913e0SSandy Huang .uv_vir = VOP_REG(PX30_WIN0_VIR, 0x1fff, 16), 241570913e0SSandy Huang }; 242570913e0SSandy Huang 243570913e0SSandy Huang static const struct vop_win_phy px30_win1_data = { 244570913e0SSandy Huang .data_formats = formats_win_lite, 245570913e0SSandy Huang .nformats = ARRAY_SIZE(formats_win_lite), 246570913e0SSandy Huang .enable = VOP_REG(PX30_WIN1_CTRL0, 0x1, 0), 247570913e0SSandy Huang .format = VOP_REG(PX30_WIN1_CTRL0, 0x7, 4), 248570913e0SSandy Huang .rb_swap = VOP_REG(PX30_WIN1_CTRL0, 0x1, 12), 249570913e0SSandy Huang .dsp_info = VOP_REG(PX30_WIN1_DSP_INFO, 0xffffffff, 0), 250570913e0SSandy Huang .dsp_st = VOP_REG(PX30_WIN1_DSP_ST, 0xffffffff, 0), 251570913e0SSandy Huang .yrgb_mst = VOP_REG(PX30_WIN1_MST, 0xffffffff, 0), 252570913e0SSandy Huang .yrgb_vir = VOP_REG(PX30_WIN1_VIR, 0x1fff, 0), 253570913e0SSandy Huang }; 254570913e0SSandy Huang 255570913e0SSandy Huang static const struct vop_win_phy px30_win2_data = { 256570913e0SSandy Huang .data_formats = formats_win_lite, 257570913e0SSandy Huang .nformats = ARRAY_SIZE(formats_win_lite), 258a6edf839SSandy Huang .gate = VOP_REG(PX30_WIN2_CTRL0, 0x1, 4), 259a6edf839SSandy Huang .enable = VOP_REG(PX30_WIN2_CTRL0, 0x1, 0), 260570913e0SSandy Huang .format = VOP_REG(PX30_WIN2_CTRL0, 0x3, 5), 261570913e0SSandy Huang .rb_swap = VOP_REG(PX30_WIN2_CTRL0, 0x1, 20), 262570913e0SSandy Huang .dsp_info = VOP_REG(PX30_WIN2_DSP_INFO0, 0x0fff0fff, 0), 263570913e0SSandy Huang .dsp_st = VOP_REG(PX30_WIN2_DSP_ST0, 0x1fff1fff, 0), 264570913e0SSandy Huang .yrgb_mst = VOP_REG(PX30_WIN2_MST0, 0xffffffff, 0), 265570913e0SSandy Huang .yrgb_vir = VOP_REG(PX30_WIN2_VIR0_1, 0x1fff, 0), 266570913e0SSandy Huang }; 267570913e0SSandy Huang 268570913e0SSandy Huang static const struct vop_win_data px30_vop_big_win_data[] = { 269570913e0SSandy Huang { .base = 0x00, .phy = &px30_win0_data, 270570913e0SSandy Huang .type = DRM_PLANE_TYPE_PRIMARY }, 271570913e0SSandy Huang { .base = 0x00, .phy = &px30_win1_data, 272570913e0SSandy Huang .type = DRM_PLANE_TYPE_OVERLAY }, 273570913e0SSandy Huang { .base = 0x00, .phy = &px30_win2_data, 274570913e0SSandy Huang .type = DRM_PLANE_TYPE_CURSOR }, 275570913e0SSandy Huang }; 276570913e0SSandy Huang 277570913e0SSandy Huang static const struct vop_data px30_vop_big = { 278570913e0SSandy Huang .intr = &px30_intr, 2798d544233SSandy Huang .feature = VOP_FEATURE_INTERNAL_RGB, 280570913e0SSandy Huang .common = &px30_common, 281570913e0SSandy Huang .modeset = &px30_modeset, 282570913e0SSandy Huang .output = &px30_output, 283570913e0SSandy Huang .win = px30_vop_big_win_data, 284570913e0SSandy Huang .win_size = ARRAY_SIZE(px30_vop_big_win_data), 285570913e0SSandy Huang }; 286570913e0SSandy Huang 287570913e0SSandy Huang static const struct vop_win_data px30_vop_lit_win_data[] = { 288570913e0SSandy Huang { .base = 0x00, .phy = &px30_win1_data, 289570913e0SSandy Huang .type = DRM_PLANE_TYPE_PRIMARY }, 290570913e0SSandy Huang }; 291570913e0SSandy Huang 292570913e0SSandy Huang static const struct vop_data px30_vop_lit = { 293570913e0SSandy Huang .intr = &px30_intr, 2948d544233SSandy Huang .feature = VOP_FEATURE_INTERNAL_RGB, 295570913e0SSandy Huang .common = &px30_common, 296570913e0SSandy Huang .modeset = &px30_modeset, 297570913e0SSandy Huang .output = &px30_output, 298570913e0SSandy Huang .win = px30_vop_lit_win_data, 299570913e0SSandy Huang .win_size = ARRAY_SIZE(px30_vop_lit_win_data), 300570913e0SSandy Huang }; 301570913e0SSandy Huang 302f4a6de85SMark Yao static const struct vop_scl_regs rk3066_win_scl = { 303f4a6de85SMark Yao .scale_yrgb_x = VOP_REG(RK3066_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0), 304f4a6de85SMark Yao .scale_yrgb_y = VOP_REG(RK3066_WIN0_SCL_FACTOR_YRGB, 0xffff, 16), 305f4a6de85SMark Yao .scale_cbcr_x = VOP_REG(RK3066_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0), 306f4a6de85SMark Yao .scale_cbcr_y = VOP_REG(RK3066_WIN0_SCL_FACTOR_CBR, 0xffff, 16), 307f4a6de85SMark Yao }; 308f4a6de85SMark Yao 309f4a6de85SMark Yao static const struct vop_win_phy rk3066_win0_data = { 310f4a6de85SMark Yao .scl = &rk3066_win_scl, 311f4a6de85SMark Yao .data_formats = formats_win_full, 312f4a6de85SMark Yao .nformats = ARRAY_SIZE(formats_win_full), 313f4a6de85SMark Yao .enable = VOP_REG(RK3066_SYS_CTRL1, 0x1, 0), 314f4a6de85SMark Yao .format = VOP_REG(RK3066_SYS_CTRL0, 0x7, 4), 315f4a6de85SMark Yao .rb_swap = VOP_REG(RK3066_SYS_CTRL0, 0x1, 19), 316f4a6de85SMark Yao .act_info = VOP_REG(RK3066_WIN0_ACT_INFO, 0x1fff1fff, 0), 317f4a6de85SMark Yao .dsp_info = VOP_REG(RK3066_WIN0_DSP_INFO, 0x0fff0fff, 0), 318f4a6de85SMark Yao .dsp_st = VOP_REG(RK3066_WIN0_DSP_ST, 0x1fff1fff, 0), 319f4a6de85SMark Yao .yrgb_mst = VOP_REG(RK3066_WIN0_YRGB_MST0, 0xffffffff, 0), 320f4a6de85SMark Yao .uv_mst = VOP_REG(RK3066_WIN0_CBR_MST0, 0xffffffff, 0), 321f4a6de85SMark Yao .yrgb_vir = VOP_REG(RK3066_WIN0_VIR, 0xffff, 0), 322f4a6de85SMark Yao .uv_vir = VOP_REG(RK3066_WIN0_VIR, 0x1fff, 16), 323f4a6de85SMark Yao }; 324f4a6de85SMark Yao 325f4a6de85SMark Yao static const struct vop_win_phy rk3066_win1_data = { 326f4a6de85SMark Yao .scl = &rk3066_win_scl, 327f4a6de85SMark Yao .data_formats = formats_win_full, 328f4a6de85SMark Yao .nformats = ARRAY_SIZE(formats_win_full), 329f4a6de85SMark Yao .enable = VOP_REG(RK3066_SYS_CTRL1, 0x1, 1), 330f4a6de85SMark Yao .format = VOP_REG(RK3066_SYS_CTRL0, 0x7, 7), 331f4a6de85SMark Yao .rb_swap = VOP_REG(RK3066_SYS_CTRL0, 0x1, 23), 332f4a6de85SMark Yao .act_info = VOP_REG(RK3066_WIN1_ACT_INFO, 0x1fff1fff, 0), 333f4a6de85SMark Yao .dsp_info = VOP_REG(RK3066_WIN1_DSP_INFO, 0x0fff0fff, 0), 334f4a6de85SMark Yao .dsp_st = VOP_REG(RK3066_WIN1_DSP_ST, 0x1fff1fff, 0), 335f4a6de85SMark Yao .yrgb_mst = VOP_REG(RK3066_WIN1_YRGB_MST, 0xffffffff, 0), 336f4a6de85SMark Yao .uv_mst = VOP_REG(RK3066_WIN1_CBR_MST, 0xffffffff, 0), 337f4a6de85SMark Yao .yrgb_vir = VOP_REG(RK3066_WIN1_VIR, 0xffff, 0), 338f4a6de85SMark Yao .uv_vir = VOP_REG(RK3066_WIN1_VIR, 0x1fff, 16), 339f4a6de85SMark Yao }; 340f4a6de85SMark Yao 341f4a6de85SMark Yao static const struct vop_win_phy rk3066_win2_data = { 342f4a6de85SMark Yao .data_formats = formats_win_lite, 343f4a6de85SMark Yao .nformats = ARRAY_SIZE(formats_win_lite), 344f4a6de85SMark Yao .enable = VOP_REG(RK3066_SYS_CTRL1, 0x1, 2), 345f4a6de85SMark Yao .format = VOP_REG(RK3066_SYS_CTRL0, 0x7, 10), 346f4a6de85SMark Yao .rb_swap = VOP_REG(RK3066_SYS_CTRL0, 0x1, 27), 347f4a6de85SMark Yao .dsp_info = VOP_REG(RK3066_WIN2_DSP_INFO, 0x0fff0fff, 0), 348f4a6de85SMark Yao .dsp_st = VOP_REG(RK3066_WIN2_DSP_ST, 0x1fff1fff, 0), 349f4a6de85SMark Yao .yrgb_mst = VOP_REG(RK3066_WIN2_MST, 0xffffffff, 0), 350f4a6de85SMark Yao .yrgb_vir = VOP_REG(RK3066_WIN2_VIR, 0xffff, 0), 351f4a6de85SMark Yao }; 352f4a6de85SMark Yao 353f4a6de85SMark Yao static const struct vop_modeset rk3066_modeset = { 354f4a6de85SMark Yao .htotal_pw = VOP_REG(RK3066_DSP_HTOTAL_HS_END, 0x1fff1fff, 0), 355f4a6de85SMark Yao .hact_st_end = VOP_REG(RK3066_DSP_HACT_ST_END, 0x1fff1fff, 0), 356f4a6de85SMark Yao .vtotal_pw = VOP_REG(RK3066_DSP_VTOTAL_VS_END, 0x1fff1fff, 0), 357f4a6de85SMark Yao .vact_st_end = VOP_REG(RK3066_DSP_VACT_ST_END, 0x1fff1fff, 0), 358f4a6de85SMark Yao }; 359f4a6de85SMark Yao 360f4a6de85SMark Yao static const struct vop_output rk3066_output = { 361f4a6de85SMark Yao .pin_pol = VOP_REG(RK3066_DSP_CTRL0, 0x7, 4), 362f4a6de85SMark Yao }; 363f4a6de85SMark Yao 364f4a6de85SMark Yao static const struct vop_common rk3066_common = { 365f4a6de85SMark Yao .standby = VOP_REG(RK3066_SYS_CTRL0, 0x1, 1), 366f4a6de85SMark Yao .out_mode = VOP_REG(RK3066_DSP_CTRL0, 0xf, 0), 367f4a6de85SMark Yao .cfg_done = VOP_REG(RK3066_REG_CFG_DONE, 0x1, 0), 368f4a6de85SMark Yao .dsp_blank = VOP_REG(RK3066_DSP_CTRL1, 0x1, 24), 369f4a6de85SMark Yao }; 370f4a6de85SMark Yao 371f4a6de85SMark Yao static const struct vop_win_data rk3066_vop_win_data[] = { 372f4a6de85SMark Yao { .base = 0x00, .phy = &rk3066_win0_data, 373f4a6de85SMark Yao .type = DRM_PLANE_TYPE_PRIMARY }, 374f4a6de85SMark Yao { .base = 0x00, .phy = &rk3066_win1_data, 375f4a6de85SMark Yao .type = DRM_PLANE_TYPE_OVERLAY }, 376f4a6de85SMark Yao { .base = 0x00, .phy = &rk3066_win2_data, 377f4a6de85SMark Yao .type = DRM_PLANE_TYPE_CURSOR }, 378f4a6de85SMark Yao }; 379f4a6de85SMark Yao 380f4a6de85SMark Yao static const int rk3066_vop_intrs[] = { 381f4a6de85SMark Yao /* 382f4a6de85SMark Yao * hs_start interrupt fires at frame-start, so serves 383f4a6de85SMark Yao * the same purpose as dsp_hold in the driver. 384f4a6de85SMark Yao */ 385f4a6de85SMark Yao DSP_HOLD_VALID_INTR, 386f4a6de85SMark Yao FS_INTR, 387f4a6de85SMark Yao LINE_FLAG_INTR, 388f4a6de85SMark Yao BUS_ERROR_INTR, 389f4a6de85SMark Yao }; 390f4a6de85SMark Yao 391f4a6de85SMark Yao static const struct vop_intr rk3066_intr = { 392f4a6de85SMark Yao .intrs = rk3066_vop_intrs, 393f4a6de85SMark Yao .nintrs = ARRAY_SIZE(rk3066_vop_intrs), 394f4a6de85SMark Yao .line_flag_num[0] = VOP_REG(RK3066_INT_STATUS, 0xfff, 12), 395f4a6de85SMark Yao .status = VOP_REG(RK3066_INT_STATUS, 0xf, 0), 396f4a6de85SMark Yao .enable = VOP_REG(RK3066_INT_STATUS, 0xf, 4), 397f4a6de85SMark Yao .clear = VOP_REG(RK3066_INT_STATUS, 0xf, 8), 398f4a6de85SMark Yao }; 399f4a6de85SMark Yao 400f4a6de85SMark Yao static const struct vop_data rk3066_vop = { 401f4a6de85SMark Yao .version = VOP_VERSION(2, 1), 402f4a6de85SMark Yao .intr = &rk3066_intr, 403f4a6de85SMark Yao .common = &rk3066_common, 404f4a6de85SMark Yao .modeset = &rk3066_modeset, 405f4a6de85SMark Yao .output = &rk3066_output, 406f4a6de85SMark Yao .win = rk3066_vop_win_data, 407f4a6de85SMark Yao .win_size = ARRAY_SIZE(rk3066_vop_win_data), 408f4a6de85SMark Yao }; 409f4a6de85SMark Yao 410428e15ccSHeiko Stuebner static const struct vop_scl_regs rk3188_win_scl = { 411428e15ccSHeiko Stuebner .scale_yrgb_x = VOP_REG(RK3188_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0), 412428e15ccSHeiko Stuebner .scale_yrgb_y = VOP_REG(RK3188_WIN0_SCL_FACTOR_YRGB, 0xffff, 16), 413428e15ccSHeiko Stuebner .scale_cbcr_x = VOP_REG(RK3188_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0), 414428e15ccSHeiko Stuebner .scale_cbcr_y = VOP_REG(RK3188_WIN0_SCL_FACTOR_CBR, 0xffff, 16), 415428e15ccSHeiko Stuebner }; 416428e15ccSHeiko Stuebner 417428e15ccSHeiko Stuebner static const struct vop_win_phy rk3188_win0_data = { 418428e15ccSHeiko Stuebner .scl = &rk3188_win_scl, 419428e15ccSHeiko Stuebner .data_formats = formats_win_full, 420428e15ccSHeiko Stuebner .nformats = ARRAY_SIZE(formats_win_full), 421428e15ccSHeiko Stuebner .enable = VOP_REG(RK3188_SYS_CTRL, 0x1, 0), 422428e15ccSHeiko Stuebner .format = VOP_REG(RK3188_SYS_CTRL, 0x7, 3), 423428e15ccSHeiko Stuebner .rb_swap = VOP_REG(RK3188_SYS_CTRL, 0x1, 15), 424428e15ccSHeiko Stuebner .act_info = VOP_REG(RK3188_WIN0_ACT_INFO, 0x1fff1fff, 0), 425428e15ccSHeiko Stuebner .dsp_info = VOP_REG(RK3188_WIN0_DSP_INFO, 0x0fff0fff, 0), 426428e15ccSHeiko Stuebner .dsp_st = VOP_REG(RK3188_WIN0_DSP_ST, 0x1fff1fff, 0), 427428e15ccSHeiko Stuebner .yrgb_mst = VOP_REG(RK3188_WIN0_YRGB_MST0, 0xffffffff, 0), 428428e15ccSHeiko Stuebner .uv_mst = VOP_REG(RK3188_WIN0_CBR_MST0, 0xffffffff, 0), 429428e15ccSHeiko Stuebner .yrgb_vir = VOP_REG(RK3188_WIN_VIR, 0x1fff, 0), 430428e15ccSHeiko Stuebner }; 431428e15ccSHeiko Stuebner 432428e15ccSHeiko Stuebner static const struct vop_win_phy rk3188_win1_data = { 433428e15ccSHeiko Stuebner .data_formats = formats_win_lite, 434428e15ccSHeiko Stuebner .nformats = ARRAY_SIZE(formats_win_lite), 435428e15ccSHeiko Stuebner .enable = VOP_REG(RK3188_SYS_CTRL, 0x1, 1), 436428e15ccSHeiko Stuebner .format = VOP_REG(RK3188_SYS_CTRL, 0x7, 6), 437428e15ccSHeiko Stuebner .rb_swap = VOP_REG(RK3188_SYS_CTRL, 0x1, 19), 438428e15ccSHeiko Stuebner /* no act_info on window1 */ 439428e15ccSHeiko Stuebner .dsp_info = VOP_REG(RK3188_WIN1_DSP_INFO, 0x07ff07ff, 0), 440428e15ccSHeiko Stuebner .dsp_st = VOP_REG(RK3188_WIN1_DSP_ST, 0x0fff0fff, 0), 441428e15ccSHeiko Stuebner .yrgb_mst = VOP_REG(RK3188_WIN1_MST, 0xffffffff, 0), 442428e15ccSHeiko Stuebner .yrgb_vir = VOP_REG(RK3188_WIN_VIR, 0x1fff, 16), 443428e15ccSHeiko Stuebner }; 444428e15ccSHeiko Stuebner 445428e15ccSHeiko Stuebner static const struct vop_modeset rk3188_modeset = { 446428e15ccSHeiko Stuebner .htotal_pw = VOP_REG(RK3188_DSP_HTOTAL_HS_END, 0x0fff0fff, 0), 447428e15ccSHeiko Stuebner .hact_st_end = VOP_REG(RK3188_DSP_HACT_ST_END, 0x0fff0fff, 0), 448428e15ccSHeiko Stuebner .vtotal_pw = VOP_REG(RK3188_DSP_VTOTAL_VS_END, 0x0fff0fff, 0), 449428e15ccSHeiko Stuebner .vact_st_end = VOP_REG(RK3188_DSP_VACT_ST_END, 0x0fff0fff, 0), 450428e15ccSHeiko Stuebner }; 451428e15ccSHeiko Stuebner 452428e15ccSHeiko Stuebner static const struct vop_output rk3188_output = { 453428e15ccSHeiko Stuebner .pin_pol = VOP_REG(RK3188_DSP_CTRL0, 0xf, 4), 454428e15ccSHeiko Stuebner }; 455428e15ccSHeiko Stuebner 456428e15ccSHeiko Stuebner static const struct vop_common rk3188_common = { 457428e15ccSHeiko Stuebner .gate_en = VOP_REG(RK3188_SYS_CTRL, 0x1, 31), 458428e15ccSHeiko Stuebner .standby = VOP_REG(RK3188_SYS_CTRL, 0x1, 30), 459428e15ccSHeiko Stuebner .out_mode = VOP_REG(RK3188_DSP_CTRL0, 0xf, 0), 460428e15ccSHeiko Stuebner .cfg_done = VOP_REG(RK3188_REG_CFG_DONE, 0x1, 0), 461428e15ccSHeiko Stuebner .dsp_blank = VOP_REG(RK3188_DSP_CTRL1, 0x3, 24), 462428e15ccSHeiko Stuebner }; 463428e15ccSHeiko Stuebner 464428e15ccSHeiko Stuebner static const struct vop_win_data rk3188_vop_win_data[] = { 465428e15ccSHeiko Stuebner { .base = 0x00, .phy = &rk3188_win0_data, 466428e15ccSHeiko Stuebner .type = DRM_PLANE_TYPE_PRIMARY }, 467428e15ccSHeiko Stuebner { .base = 0x00, .phy = &rk3188_win1_data, 468428e15ccSHeiko Stuebner .type = DRM_PLANE_TYPE_CURSOR }, 469428e15ccSHeiko Stuebner }; 470428e15ccSHeiko Stuebner 471428e15ccSHeiko Stuebner static const int rk3188_vop_intrs[] = { 4724f297df8SHeiko Stuebner /* 4734f297df8SHeiko Stuebner * hs_start interrupt fires at frame-start, so serves 4744f297df8SHeiko Stuebner * the same purpose as dsp_hold in the driver. 4754f297df8SHeiko Stuebner */ 4764f297df8SHeiko Stuebner DSP_HOLD_VALID_INTR, 477428e15ccSHeiko Stuebner FS_INTR, 478428e15ccSHeiko Stuebner LINE_FLAG_INTR, 479428e15ccSHeiko Stuebner BUS_ERROR_INTR, 480428e15ccSHeiko Stuebner }; 481428e15ccSHeiko Stuebner 482428e15ccSHeiko Stuebner static const struct vop_intr rk3188_vop_intr = { 483428e15ccSHeiko Stuebner .intrs = rk3188_vop_intrs, 484428e15ccSHeiko Stuebner .nintrs = ARRAY_SIZE(rk3188_vop_intrs), 485428e15ccSHeiko Stuebner .line_flag_num[0] = VOP_REG(RK3188_INT_STATUS, 0xfff, 12), 486428e15ccSHeiko Stuebner .status = VOP_REG(RK3188_INT_STATUS, 0xf, 0), 487428e15ccSHeiko Stuebner .enable = VOP_REG(RK3188_INT_STATUS, 0xf, 4), 488428e15ccSHeiko Stuebner .clear = VOP_REG(RK3188_INT_STATUS, 0xf, 8), 489428e15ccSHeiko Stuebner }; 490428e15ccSHeiko Stuebner 491428e15ccSHeiko Stuebner static const struct vop_data rk3188_vop = { 492428e15ccSHeiko Stuebner .intr = &rk3188_vop_intr, 493428e15ccSHeiko Stuebner .common = &rk3188_common, 494428e15ccSHeiko Stuebner .modeset = &rk3188_modeset, 495428e15ccSHeiko Stuebner .output = &rk3188_output, 496428e15ccSHeiko Stuebner .win = rk3188_vop_win_data, 497428e15ccSHeiko Stuebner .win_size = ARRAY_SIZE(rk3188_vop_win_data), 498428e15ccSHeiko Stuebner .feature = VOP_FEATURE_INTERNAL_RGB, 499428e15ccSHeiko Stuebner }; 500428e15ccSHeiko Stuebner 501f7673453SMark Yao static const struct vop_scl_extension rk3288_win_full_scl_ext = { 502f7673453SMark Yao .cbcr_vsd_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 31), 503f7673453SMark Yao .cbcr_vsu_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 30), 504f7673453SMark Yao .cbcr_hsd_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 28), 505f7673453SMark Yao .cbcr_ver_scl_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 26), 506f7673453SMark Yao .cbcr_hor_scl_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 24), 507f7673453SMark Yao .yrgb_vsd_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 23), 508f7673453SMark Yao .yrgb_vsu_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 22), 509f7673453SMark Yao .yrgb_hsd_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 20), 510f7673453SMark Yao .yrgb_ver_scl_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 18), 511f7673453SMark Yao .yrgb_hor_scl_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 16), 512f7673453SMark Yao .line_load_mode = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 15), 513f7673453SMark Yao .cbcr_axi_gather_num = VOP_REG(RK3288_WIN0_CTRL1, 0x7, 12), 514f7673453SMark Yao .yrgb_axi_gather_num = VOP_REG(RK3288_WIN0_CTRL1, 0xf, 8), 515f7673453SMark Yao .vsd_cbcr_gt2 = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 7), 516f7673453SMark Yao .vsd_cbcr_gt4 = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 6), 517f7673453SMark Yao .vsd_yrgb_gt2 = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 5), 518f7673453SMark Yao .vsd_yrgb_gt4 = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 4), 519f7673453SMark Yao .bic_coe_sel = VOP_REG(RK3288_WIN0_CTRL1, 0x3, 2), 520f7673453SMark Yao .cbcr_axi_gather_en = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 1), 521f7673453SMark Yao .yrgb_axi_gather_en = VOP_REG(RK3288_WIN0_CTRL1, 0x1, 0), 522f7673453SMark Yao .lb_mode = VOP_REG(RK3288_WIN0_CTRL0, 0x7, 5), 5231194fffbSMark Yao }; 5241194fffbSMark Yao 525f7673453SMark Yao static const struct vop_scl_regs rk3288_win_full_scl = { 526f7673453SMark Yao .ext = &rk3288_win_full_scl_ext, 527f7673453SMark Yao .scale_yrgb_x = VOP_REG(RK3288_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0), 528f7673453SMark Yao .scale_yrgb_y = VOP_REG(RK3288_WIN0_SCL_FACTOR_YRGB, 0xffff, 16), 529f7673453SMark Yao .scale_cbcr_x = VOP_REG(RK3288_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0), 530f7673453SMark Yao .scale_cbcr_y = VOP_REG(RK3288_WIN0_SCL_FACTOR_CBR, 0xffff, 16), 531a67719d1SMark Yao }; 532a67719d1SMark Yao 533f7673453SMark Yao static const struct vop_win_phy rk3288_win01_data = { 534f7673453SMark Yao .scl = &rk3288_win_full_scl, 535f7673453SMark Yao .data_formats = formats_win_full, 536f7673453SMark Yao .nformats = ARRAY_SIZE(formats_win_full), 537f7673453SMark Yao .enable = VOP_REG(RK3288_WIN0_CTRL0, 0x1, 0), 538f7673453SMark Yao .format = VOP_REG(RK3288_WIN0_CTRL0, 0x7, 1), 539f7673453SMark Yao .rb_swap = VOP_REG(RK3288_WIN0_CTRL0, 0x1, 12), 540f7673453SMark Yao .act_info = VOP_REG(RK3288_WIN0_ACT_INFO, 0x1fff1fff, 0), 541f7673453SMark Yao .dsp_info = VOP_REG(RK3288_WIN0_DSP_INFO, 0x0fff0fff, 0), 542f7673453SMark Yao .dsp_st = VOP_REG(RK3288_WIN0_DSP_ST, 0x1fff1fff, 0), 543f7673453SMark Yao .yrgb_mst = VOP_REG(RK3288_WIN0_YRGB_MST, 0xffffffff, 0), 544f7673453SMark Yao .uv_mst = VOP_REG(RK3288_WIN0_CBR_MST, 0xffffffff, 0), 545f7673453SMark Yao .yrgb_vir = VOP_REG(RK3288_WIN0_VIR, 0x3fff, 0), 546f7673453SMark Yao .uv_vir = VOP_REG(RK3288_WIN0_VIR, 0x3fff, 16), 547f7673453SMark Yao .src_alpha_ctl = VOP_REG(RK3288_WIN0_SRC_ALPHA_CTRL, 0xff, 0), 548f7673453SMark Yao .dst_alpha_ctl = VOP_REG(RK3288_WIN0_DST_ALPHA_CTRL, 0xff, 0), 5499dd2aca4SMark yao .channel = VOP_REG(RK3288_WIN0_CTRL2, 0xff, 0), 550a67719d1SMark Yao }; 551a67719d1SMark Yao 552f7673453SMark Yao static const struct vop_win_phy rk3288_win23_data = { 553f7673453SMark Yao .data_formats = formats_win_lite, 554f7673453SMark Yao .nformats = ARRAY_SIZE(formats_win_lite), 55560b7ae7fSMark yao .enable = VOP_REG(RK3288_WIN2_CTRL0, 0x1, 4), 55660b7ae7fSMark yao .gate = VOP_REG(RK3288_WIN2_CTRL0, 0x1, 0), 557f7673453SMark Yao .format = VOP_REG(RK3288_WIN2_CTRL0, 0x7, 1), 558f7673453SMark Yao .rb_swap = VOP_REG(RK3288_WIN2_CTRL0, 0x1, 12), 559f7673453SMark Yao .dsp_info = VOP_REG(RK3288_WIN2_DSP_INFO0, 0x0fff0fff, 0), 560f7673453SMark Yao .dsp_st = VOP_REG(RK3288_WIN2_DSP_ST0, 0x1fff1fff, 0), 561f7673453SMark Yao .yrgb_mst = VOP_REG(RK3288_WIN2_MST0, 0xffffffff, 0), 562f7673453SMark Yao .yrgb_vir = VOP_REG(RK3288_WIN2_VIR0_1, 0x1fff, 0), 563f7673453SMark Yao .src_alpha_ctl = VOP_REG(RK3288_WIN2_SRC_ALPHA_CTRL, 0xff, 0), 564f7673453SMark Yao .dst_alpha_ctl = VOP_REG(RK3288_WIN2_DST_ALPHA_CTRL, 0xff, 0), 565a67719d1SMark Yao }; 566a67719d1SMark Yao 5679a61c54bSMark yao static const struct vop_modeset rk3288_modeset = { 568f7673453SMark Yao .htotal_pw = VOP_REG(RK3288_DSP_HTOTAL_HS_END, 0x1fff1fff, 0), 569f7673453SMark Yao .hact_st_end = VOP_REG(RK3288_DSP_HACT_ST_END, 0x1fff1fff, 0), 570f7673453SMark Yao .vtotal_pw = VOP_REG(RK3288_DSP_VTOTAL_VS_END, 0x1fff1fff, 0), 571f7673453SMark Yao .vact_st_end = VOP_REG(RK3288_DSP_VACT_ST_END, 0x1fff1fff, 0), 572f7673453SMark Yao .hpost_st_end = VOP_REG(RK3288_POST_DSP_HACT_INFO, 0x1fff1fff, 0), 573f7673453SMark Yao .vpost_st_end = VOP_REG(RK3288_POST_DSP_VACT_INFO, 0x1fff1fff, 0), 5749a61c54bSMark yao }; 5759a61c54bSMark yao 5769a61c54bSMark yao static const struct vop_output rk3288_output = { 5779a61c54bSMark yao .pin_pol = VOP_REG(RK3288_DSP_CTRL0, 0xf, 4), 5789a61c54bSMark yao .rgb_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 12), 5799a61c54bSMark yao .hdmi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 13), 5809a61c54bSMark yao .edp_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 14), 5819a61c54bSMark yao .mipi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 15), 5829a61c54bSMark yao }; 5839a61c54bSMark yao 5849a61c54bSMark yao static const struct vop_common rk3288_common = { 5859a61c54bSMark yao .standby = VOP_REG_SYNC(RK3288_SYS_CTRL, 0x1, 22), 5869a61c54bSMark yao .gate_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 23), 5879a61c54bSMark yao .mmu_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 20), 5886bda8112SMark Yao .pre_dither_down = VOP_REG(RK3288_DSP_CTRL1, 0x1, 1), 5899a61c54bSMark yao .dither_down = VOP_REG(RK3288_DSP_CTRL1, 0xf, 1), 5909a61c54bSMark yao .dither_up = VOP_REG(RK3288_DSP_CTRL1, 0x1, 6), 5919a61c54bSMark yao .data_blank = VOP_REG(RK3288_DSP_CTRL0, 0x1, 19), 5929a61c54bSMark yao .dsp_blank = VOP_REG(RK3288_DSP_CTRL0, 0x3, 18), 5939a61c54bSMark yao .out_mode = VOP_REG(RK3288_DSP_CTRL0, 0xf, 0), 5949548e1b4SMark yao .cfg_done = VOP_REG_SYNC(RK3288_REG_CFG_DONE, 0x1, 0), 595a67719d1SMark Yao }; 596a67719d1SMark Yao 597a67719d1SMark Yao /* 598a67719d1SMark Yao * Note: rk3288 has a dedicated 'cursor' window, however, that window requires 599a67719d1SMark Yao * special support to get alpha blending working. For now, just use overlay 600a67719d1SMark Yao * window 3 for the drm cursor. 601a67719d1SMark Yao * 602a67719d1SMark Yao */ 603a67719d1SMark Yao static const struct vop_win_data rk3288_vop_win_data[] = { 604f7673453SMark Yao { .base = 0x00, .phy = &rk3288_win01_data, 605f7673453SMark Yao .type = DRM_PLANE_TYPE_PRIMARY }, 606f7673453SMark Yao { .base = 0x40, .phy = &rk3288_win01_data, 607f7673453SMark Yao .type = DRM_PLANE_TYPE_OVERLAY }, 608f7673453SMark Yao { .base = 0x00, .phy = &rk3288_win23_data, 609f7673453SMark Yao .type = DRM_PLANE_TYPE_OVERLAY }, 610f7673453SMark Yao { .base = 0x50, .phy = &rk3288_win23_data, 611f7673453SMark Yao .type = DRM_PLANE_TYPE_CURSOR }, 612a67719d1SMark Yao }; 613a67719d1SMark Yao 614a67719d1SMark Yao static const int rk3288_vop_intrs[] = { 615a67719d1SMark Yao DSP_HOLD_VALID_INTR, 616a67719d1SMark Yao FS_INTR, 617a67719d1SMark Yao LINE_FLAG_INTR, 618a67719d1SMark Yao BUS_ERROR_INTR, 619a67719d1SMark Yao }; 620a67719d1SMark Yao 621a67719d1SMark Yao static const struct vop_intr rk3288_vop_intr = { 622a67719d1SMark Yao .intrs = rk3288_vop_intrs, 623a67719d1SMark Yao .nintrs = ARRAY_SIZE(rk3288_vop_intrs), 624ac6560dfSMark yao .line_flag_num[0] = VOP_REG(RK3288_INTR_CTRL0, 0x1fff, 12), 625f7673453SMark Yao .status = VOP_REG(RK3288_INTR_CTRL0, 0xf, 0), 626f7673453SMark Yao .enable = VOP_REG(RK3288_INTR_CTRL0, 0xf, 4), 627f7673453SMark Yao .clear = VOP_REG(RK3288_INTR_CTRL0, 0xf, 8), 628a67719d1SMark Yao }; 629a67719d1SMark Yao 630a67719d1SMark Yao static const struct vop_data rk3288_vop = { 631eb5cb6aaSMark yao .version = VOP_VERSION(3, 1), 632efd11cc8SMark yao .feature = VOP_FEATURE_OUTPUT_RGB10, 633a67719d1SMark Yao .intr = &rk3288_vop_intr, 6349a61c54bSMark yao .common = &rk3288_common, 6359a61c54bSMark yao .modeset = &rk3288_modeset, 6369a61c54bSMark yao .output = &rk3288_output, 637a67719d1SMark Yao .win = rk3288_vop_win_data, 638a67719d1SMark Yao .win_size = ARRAY_SIZE(rk3288_vop_win_data), 639a67719d1SMark Yao }; 640a67719d1SMark Yao 641eb5cb6aaSMark yao static const int rk3368_vop_intrs[] = { 6420a63bfd0SMark Yao FS_INTR, 6430a63bfd0SMark Yao 0, 0, 6440a63bfd0SMark Yao LINE_FLAG_INTR, 6450a63bfd0SMark Yao 0, 6460a63bfd0SMark Yao BUS_ERROR_INTR, 6470a63bfd0SMark Yao 0, 0, 0, 0, 0, 0, 0, 6480a63bfd0SMark Yao DSP_HOLD_VALID_INTR, 649f7673453SMark Yao }; 650f7673453SMark Yao 651eb5cb6aaSMark yao static const struct vop_intr rk3368_vop_intr = { 652eb5cb6aaSMark yao .intrs = rk3368_vop_intrs, 653eb5cb6aaSMark yao .nintrs = ARRAY_SIZE(rk3368_vop_intrs), 654eb5cb6aaSMark yao .line_flag_num[0] = VOP_REG(RK3368_LINE_FLAG, 0xffff, 0), 655eb5cb6aaSMark yao .line_flag_num[1] = VOP_REG(RK3368_LINE_FLAG, 0xffff, 16), 656eb5cb6aaSMark yao .status = VOP_REG_MASK_SYNC(RK3368_INTR_STATUS, 0x3fff, 0), 657eb5cb6aaSMark yao .enable = VOP_REG_MASK_SYNC(RK3368_INTR_EN, 0x3fff, 0), 658eb5cb6aaSMark yao .clear = VOP_REG_MASK_SYNC(RK3368_INTR_CLEAR, 0x3fff, 0), 659eb5cb6aaSMark yao }; 660eb5cb6aaSMark yao 661fbb1c738SEzequiel Garcia static const struct vop_win_phy rk3368_win01_data = { 662fbb1c738SEzequiel Garcia .scl = &rk3288_win_full_scl, 663fbb1c738SEzequiel Garcia .data_formats = formats_win_full, 664fbb1c738SEzequiel Garcia .nformats = ARRAY_SIZE(formats_win_full), 665fbb1c738SEzequiel Garcia .enable = VOP_REG(RK3368_WIN0_CTRL0, 0x1, 0), 666fbb1c738SEzequiel Garcia .format = VOP_REG(RK3368_WIN0_CTRL0, 0x7, 1), 667fbb1c738SEzequiel Garcia .rb_swap = VOP_REG(RK3368_WIN0_CTRL0, 0x1, 12), 668677e8bbcSDaniele Castagna .x_mir_en = VOP_REG(RK3368_WIN0_CTRL0, 0x1, 21), 669677e8bbcSDaniele Castagna .y_mir_en = VOP_REG(RK3368_WIN0_CTRL0, 0x1, 22), 670fbb1c738SEzequiel Garcia .act_info = VOP_REG(RK3368_WIN0_ACT_INFO, 0x1fff1fff, 0), 671fbb1c738SEzequiel Garcia .dsp_info = VOP_REG(RK3368_WIN0_DSP_INFO, 0x0fff0fff, 0), 672fbb1c738SEzequiel Garcia .dsp_st = VOP_REG(RK3368_WIN0_DSP_ST, 0x1fff1fff, 0), 673fbb1c738SEzequiel Garcia .yrgb_mst = VOP_REG(RK3368_WIN0_YRGB_MST, 0xffffffff, 0), 674fbb1c738SEzequiel Garcia .uv_mst = VOP_REG(RK3368_WIN0_CBR_MST, 0xffffffff, 0), 675fbb1c738SEzequiel Garcia .yrgb_vir = VOP_REG(RK3368_WIN0_VIR, 0x3fff, 0), 676fbb1c738SEzequiel Garcia .uv_vir = VOP_REG(RK3368_WIN0_VIR, 0x3fff, 16), 677fbb1c738SEzequiel Garcia .src_alpha_ctl = VOP_REG(RK3368_WIN0_SRC_ALPHA_CTRL, 0xff, 0), 678fbb1c738SEzequiel Garcia .dst_alpha_ctl = VOP_REG(RK3368_WIN0_DST_ALPHA_CTRL, 0xff, 0), 679fbb1c738SEzequiel Garcia .channel = VOP_REG(RK3368_WIN0_CTRL2, 0xff, 0), 680fbb1c738SEzequiel Garcia }; 681fbb1c738SEzequiel Garcia 682eb5cb6aaSMark yao static const struct vop_win_phy rk3368_win23_data = { 683eb5cb6aaSMark yao .data_formats = formats_win_lite, 684eb5cb6aaSMark yao .nformats = ARRAY_SIZE(formats_win_lite), 685eb5cb6aaSMark yao .gate = VOP_REG(RK3368_WIN2_CTRL0, 0x1, 0), 686eb5cb6aaSMark yao .enable = VOP_REG(RK3368_WIN2_CTRL0, 0x1, 4), 687eb5cb6aaSMark yao .format = VOP_REG(RK3368_WIN2_CTRL0, 0x3, 5), 688eb5cb6aaSMark yao .rb_swap = VOP_REG(RK3368_WIN2_CTRL0, 0x1, 20), 689677e8bbcSDaniele Castagna .y_mir_en = VOP_REG(RK3368_WIN2_CTRL1, 0x1, 15), 690eb5cb6aaSMark yao .dsp_info = VOP_REG(RK3368_WIN2_DSP_INFO0, 0x0fff0fff, 0), 691eb5cb6aaSMark yao .dsp_st = VOP_REG(RK3368_WIN2_DSP_ST0, 0x1fff1fff, 0), 692eb5cb6aaSMark yao .yrgb_mst = VOP_REG(RK3368_WIN2_MST0, 0xffffffff, 0), 693eb5cb6aaSMark yao .yrgb_vir = VOP_REG(RK3368_WIN2_VIR0_1, 0x1fff, 0), 694eb5cb6aaSMark yao .src_alpha_ctl = VOP_REG(RK3368_WIN2_SRC_ALPHA_CTRL, 0xff, 0), 695eb5cb6aaSMark yao .dst_alpha_ctl = VOP_REG(RK3368_WIN2_DST_ALPHA_CTRL, 0xff, 0), 696eb5cb6aaSMark yao }; 697eb5cb6aaSMark yao 698eb5cb6aaSMark yao static const struct vop_win_data rk3368_vop_win_data[] = { 699fbb1c738SEzequiel Garcia { .base = 0x00, .phy = &rk3368_win01_data, 700eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_PRIMARY }, 701fbb1c738SEzequiel Garcia { .base = 0x40, .phy = &rk3368_win01_data, 702eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_OVERLAY }, 703eb5cb6aaSMark yao { .base = 0x00, .phy = &rk3368_win23_data, 704eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_OVERLAY }, 705eb5cb6aaSMark yao { .base = 0x50, .phy = &rk3368_win23_data, 706eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_CURSOR }, 707eb5cb6aaSMark yao }; 708eb5cb6aaSMark yao 709eb5cb6aaSMark yao static const struct vop_output rk3368_output = { 710eb5cb6aaSMark yao .rgb_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 16), 711eb5cb6aaSMark yao .hdmi_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 20), 712eb5cb6aaSMark yao .edp_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 24), 713eb5cb6aaSMark yao .mipi_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 28), 714eb5cb6aaSMark yao .rgb_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 12), 715eb5cb6aaSMark yao .hdmi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 13), 716eb5cb6aaSMark yao .edp_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 14), 717eb5cb6aaSMark yao .mipi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 15), 718eb5cb6aaSMark yao }; 719eb5cb6aaSMark yao 720eb5cb6aaSMark yao static const struct vop_misc rk3368_misc = { 721eb5cb6aaSMark yao .global_regdone_en = VOP_REG(RK3368_SYS_CTRL, 0x1, 11), 722eb5cb6aaSMark yao }; 723eb5cb6aaSMark yao 724eb5cb6aaSMark yao static const struct vop_data rk3368_vop = { 725eb5cb6aaSMark yao .version = VOP_VERSION(3, 2), 726eb5cb6aaSMark yao .intr = &rk3368_vop_intr, 727eb5cb6aaSMark yao .common = &rk3288_common, 728eb5cb6aaSMark yao .modeset = &rk3288_modeset, 729eb5cb6aaSMark yao .output = &rk3368_output, 730eb5cb6aaSMark yao .misc = &rk3368_misc, 731eb5cb6aaSMark yao .win = rk3368_vop_win_data, 732eb5cb6aaSMark yao .win_size = ARRAY_SIZE(rk3368_vop_win_data), 733eb5cb6aaSMark yao }; 734eb5cb6aaSMark yao 735eb5cb6aaSMark yao static const struct vop_intr rk3366_vop_intr = { 736eb5cb6aaSMark yao .intrs = rk3368_vop_intrs, 737eb5cb6aaSMark yao .nintrs = ARRAY_SIZE(rk3368_vop_intrs), 738eb5cb6aaSMark yao .line_flag_num[0] = VOP_REG(RK3366_LINE_FLAG, 0xffff, 0), 739eb5cb6aaSMark yao .line_flag_num[1] = VOP_REG(RK3366_LINE_FLAG, 0xffff, 16), 740eb5cb6aaSMark yao .status = VOP_REG_MASK_SYNC(RK3366_INTR_STATUS0, 0xffff, 0), 741eb5cb6aaSMark yao .enable = VOP_REG_MASK_SYNC(RK3366_INTR_EN0, 0xffff, 0), 742eb5cb6aaSMark yao .clear = VOP_REG_MASK_SYNC(RK3366_INTR_CLEAR0, 0xffff, 0), 743eb5cb6aaSMark yao }; 744eb5cb6aaSMark yao 745eb5cb6aaSMark yao static const struct vop_data rk3366_vop = { 746eb5cb6aaSMark yao .version = VOP_VERSION(3, 4), 747eb5cb6aaSMark yao .intr = &rk3366_vop_intr, 748eb5cb6aaSMark yao .common = &rk3288_common, 749eb5cb6aaSMark yao .modeset = &rk3288_modeset, 750eb5cb6aaSMark yao .output = &rk3368_output, 751eb5cb6aaSMark yao .misc = &rk3368_misc, 752eb5cb6aaSMark yao .win = rk3368_vop_win_data, 753eb5cb6aaSMark yao .win_size = ARRAY_SIZE(rk3368_vop_win_data), 754f7673453SMark Yao }; 755f7673453SMark Yao 7569a61c54bSMark yao static const struct vop_output rk3399_output = { 7579a61c54bSMark yao .dp_pin_pol = VOP_REG(RK3399_DSP_CTRL1, 0xf, 16), 758eb5cb6aaSMark yao .rgb_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 16), 759eb5cb6aaSMark yao .hdmi_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 20), 760eb5cb6aaSMark yao .edp_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 24), 761eb5cb6aaSMark yao .mipi_pin_pol = VOP_REG(RK3368_DSP_CTRL1, 0xf, 28), 7629a61c54bSMark yao .dp_en = VOP_REG(RK3399_SYS_CTRL, 0x1, 11), 7639a61c54bSMark yao .rgb_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 12), 7649a61c54bSMark yao .hdmi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 13), 7659a61c54bSMark yao .edp_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 14), 7669a61c54bSMark yao .mipi_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 15), 767cf6d100dSHeiko Stuebner .mipi_dual_channel_en = VOP_REG(RK3288_SYS_CTRL, 0x1, 3), 7689a61c54bSMark yao }; 7699a61c54bSMark yao 7701c21aa8fSDaniele Castagna static const struct vop_yuv2yuv_phy rk3399_yuv2yuv_win01_data = { 7711c21aa8fSDaniele Castagna .y2r_coefficients = { 7721c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 0, 0xffff, 0), 7731c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 0, 0xffff, 16), 7741c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 4, 0xffff, 0), 7751c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 4, 0xffff, 16), 7761c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 8, 0xffff, 0), 7771c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 8, 0xffff, 16), 7781c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 12, 0xffff, 0), 7791c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 12, 0xffff, 16), 7801c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 16, 0xffff, 0), 7811c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 20, 0xffffffff, 0), 7821c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 24, 0xffffffff, 0), 7831c21aa8fSDaniele Castagna VOP_REG(RK3399_WIN0_YUV2YUV_Y2R + 28, 0xffffffff, 0), 7841c21aa8fSDaniele Castagna }, 7851c21aa8fSDaniele Castagna }; 7861c21aa8fSDaniele Castagna 7871c21aa8fSDaniele Castagna static const struct vop_yuv2yuv_phy rk3399_yuv2yuv_win23_data = { }; 7881c21aa8fSDaniele Castagna 7891c21aa8fSDaniele Castagna static const struct vop_win_yuv2yuv_data rk3399_vop_big_win_yuv2yuv_data[] = { 7901c21aa8fSDaniele Castagna { .base = 0x00, .phy = &rk3399_yuv2yuv_win01_data, 7911c21aa8fSDaniele Castagna .y2r_en = VOP_REG(RK3399_YUV2YUV_WIN, 0x1, 1) }, 7921c21aa8fSDaniele Castagna { .base = 0x60, .phy = &rk3399_yuv2yuv_win01_data, 7931c21aa8fSDaniele Castagna .y2r_en = VOP_REG(RK3399_YUV2YUV_WIN, 0x1, 9) }, 7941c21aa8fSDaniele Castagna { .base = 0xC0, .phy = &rk3399_yuv2yuv_win23_data }, 7951c21aa8fSDaniele Castagna { .base = 0x120, .phy = &rk3399_yuv2yuv_win23_data }, 7961c21aa8fSDaniele Castagna }; 7971c21aa8fSDaniele Castagna 7980a63bfd0SMark Yao static const struct vop_data rk3399_vop_big = { 799eb5cb6aaSMark yao .version = VOP_VERSION(3, 5), 800efd11cc8SMark yao .feature = VOP_FEATURE_OUTPUT_RGB10, 801eb5cb6aaSMark yao .intr = &rk3366_vop_intr, 8029a61c54bSMark yao .common = &rk3288_common, 8039a61c54bSMark yao .modeset = &rk3288_modeset, 8049a61c54bSMark yao .output = &rk3399_output, 805eb5cb6aaSMark yao .misc = &rk3368_misc, 806eb5cb6aaSMark yao .win = rk3368_vop_win_data, 807eb5cb6aaSMark yao .win_size = ARRAY_SIZE(rk3368_vop_win_data), 8081c21aa8fSDaniele Castagna .win_yuv2yuv = rk3399_vop_big_win_yuv2yuv_data, 8090a63bfd0SMark Yao }; 8100a63bfd0SMark Yao 8110a63bfd0SMark Yao static const struct vop_win_data rk3399_vop_lit_win_data[] = { 812fbb1c738SEzequiel Garcia { .base = 0x00, .phy = &rk3368_win01_data, 813f7673453SMark Yao .type = DRM_PLANE_TYPE_PRIMARY }, 814eb5cb6aaSMark yao { .base = 0x00, .phy = &rk3368_win23_data, 815f7673453SMark Yao .type = DRM_PLANE_TYPE_CURSOR}, 816f7673453SMark Yao }; 817f7673453SMark Yao 8181c21aa8fSDaniele Castagna static const struct vop_win_yuv2yuv_data rk3399_vop_lit_win_yuv2yuv_data[] = { 8191c21aa8fSDaniele Castagna { .base = 0x00, .phy = &rk3399_yuv2yuv_win01_data, 8201c21aa8fSDaniele Castagna .y2r_en = VOP_REG(RK3399_YUV2YUV_WIN, 0x1, 1)}, 8211c21aa8fSDaniele Castagna { .base = 0x60, .phy = &rk3399_yuv2yuv_win23_data }, 8221c21aa8fSDaniele Castagna }; 8231c21aa8fSDaniele Castagna 8240a63bfd0SMark Yao static const struct vop_data rk3399_vop_lit = { 825eb5cb6aaSMark yao .version = VOP_VERSION(3, 6), 826eb5cb6aaSMark yao .intr = &rk3366_vop_intr, 8279a61c54bSMark yao .common = &rk3288_common, 8289a61c54bSMark yao .modeset = &rk3288_modeset, 8299a61c54bSMark yao .output = &rk3399_output, 830eb5cb6aaSMark yao .misc = &rk3368_misc, 8310a63bfd0SMark Yao .win = rk3399_vop_lit_win_data, 8320a63bfd0SMark Yao .win_size = ARRAY_SIZE(rk3399_vop_lit_win_data), 8331c21aa8fSDaniele Castagna .win_yuv2yuv = rk3399_vop_lit_win_yuv2yuv_data, 834f7673453SMark Yao }; 835f7673453SMark Yao 836eb5cb6aaSMark yao static const struct vop_win_data rk3228_vop_win_data[] = { 837eb5cb6aaSMark yao { .base = 0x00, .phy = &rk3288_win01_data, 838eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_PRIMARY }, 839eb5cb6aaSMark yao { .base = 0x40, .phy = &rk3288_win01_data, 840eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_CURSOR }, 841eb5cb6aaSMark yao }; 842eb5cb6aaSMark yao 843eb5cb6aaSMark yao static const struct vop_data rk3228_vop = { 844eb5cb6aaSMark yao .version = VOP_VERSION(3, 7), 845eb5cb6aaSMark yao .feature = VOP_FEATURE_OUTPUT_RGB10, 846eb5cb6aaSMark yao .intr = &rk3366_vop_intr, 847eb5cb6aaSMark yao .common = &rk3288_common, 848eb5cb6aaSMark yao .modeset = &rk3288_modeset, 849eb5cb6aaSMark yao .output = &rk3399_output, 850eb5cb6aaSMark yao .misc = &rk3368_misc, 851eb5cb6aaSMark yao .win = rk3228_vop_win_data, 852eb5cb6aaSMark yao .win_size = ARRAY_SIZE(rk3228_vop_win_data), 853eb5cb6aaSMark yao }; 854eb5cb6aaSMark yao 855eb5cb6aaSMark yao static const struct vop_modeset rk3328_modeset = { 856eb5cb6aaSMark yao .htotal_pw = VOP_REG(RK3328_DSP_HTOTAL_HS_END, 0x1fff1fff, 0), 857eb5cb6aaSMark yao .hact_st_end = VOP_REG(RK3328_DSP_HACT_ST_END, 0x1fff1fff, 0), 858eb5cb6aaSMark yao .vtotal_pw = VOP_REG(RK3328_DSP_VTOTAL_VS_END, 0x1fff1fff, 0), 859eb5cb6aaSMark yao .vact_st_end = VOP_REG(RK3328_DSP_VACT_ST_END, 0x1fff1fff, 0), 860eb5cb6aaSMark yao .hpost_st_end = VOP_REG(RK3328_POST_DSP_HACT_INFO, 0x1fff1fff, 0), 861eb5cb6aaSMark yao .vpost_st_end = VOP_REG(RK3328_POST_DSP_VACT_INFO, 0x1fff1fff, 0), 862eb5cb6aaSMark yao }; 863eb5cb6aaSMark yao 864eb5cb6aaSMark yao static const struct vop_output rk3328_output = { 865eb5cb6aaSMark yao .rgb_en = VOP_REG(RK3328_SYS_CTRL, 0x1, 12), 866eb5cb6aaSMark yao .hdmi_en = VOP_REG(RK3328_SYS_CTRL, 0x1, 13), 867eb5cb6aaSMark yao .edp_en = VOP_REG(RK3328_SYS_CTRL, 0x1, 14), 868eb5cb6aaSMark yao .mipi_en = VOP_REG(RK3328_SYS_CTRL, 0x1, 15), 869eb5cb6aaSMark yao .rgb_pin_pol = VOP_REG(RK3328_DSP_CTRL1, 0xf, 16), 870eb5cb6aaSMark yao .hdmi_pin_pol = VOP_REG(RK3328_DSP_CTRL1, 0xf, 20), 871eb5cb6aaSMark yao .edp_pin_pol = VOP_REG(RK3328_DSP_CTRL1, 0xf, 24), 872eb5cb6aaSMark yao .mipi_pin_pol = VOP_REG(RK3328_DSP_CTRL1, 0xf, 28), 873eb5cb6aaSMark yao }; 874eb5cb6aaSMark yao 875eb5cb6aaSMark yao static const struct vop_misc rk3328_misc = { 876eb5cb6aaSMark yao .global_regdone_en = VOP_REG(RK3328_SYS_CTRL, 0x1, 11), 877eb5cb6aaSMark yao }; 878eb5cb6aaSMark yao 879eb5cb6aaSMark yao static const struct vop_common rk3328_common = { 880eb5cb6aaSMark yao .standby = VOP_REG_SYNC(RK3328_SYS_CTRL, 0x1, 22), 881eb5cb6aaSMark yao .dither_down = VOP_REG(RK3328_DSP_CTRL1, 0xf, 1), 882eb5cb6aaSMark yao .dither_up = VOP_REG(RK3328_DSP_CTRL1, 0x1, 6), 883eb5cb6aaSMark yao .dsp_blank = VOP_REG(RK3328_DSP_CTRL0, 0x3, 18), 884eb5cb6aaSMark yao .out_mode = VOP_REG(RK3328_DSP_CTRL0, 0xf, 0), 885eb5cb6aaSMark yao .cfg_done = VOP_REG_SYNC(RK3328_REG_CFG_DONE, 0x1, 0), 886eb5cb6aaSMark yao }; 887eb5cb6aaSMark yao 888eb5cb6aaSMark yao static const struct vop_intr rk3328_vop_intr = { 889eb5cb6aaSMark yao .intrs = rk3368_vop_intrs, 890eb5cb6aaSMark yao .nintrs = ARRAY_SIZE(rk3368_vop_intrs), 891eb5cb6aaSMark yao .line_flag_num[0] = VOP_REG(RK3328_LINE_FLAG, 0xffff, 0), 892eb5cb6aaSMark yao .line_flag_num[1] = VOP_REG(RK3328_LINE_FLAG, 0xffff, 16), 893eb5cb6aaSMark yao .status = VOP_REG_MASK_SYNC(RK3328_INTR_STATUS0, 0xffff, 0), 894eb5cb6aaSMark yao .enable = VOP_REG_MASK_SYNC(RK3328_INTR_EN0, 0xffff, 0), 895eb5cb6aaSMark yao .clear = VOP_REG_MASK_SYNC(RK3328_INTR_CLEAR0, 0xffff, 0), 896eb5cb6aaSMark yao }; 897eb5cb6aaSMark yao 898eb5cb6aaSMark yao static const struct vop_win_data rk3328_vop_win_data[] = { 899fbb1c738SEzequiel Garcia { .base = 0xd0, .phy = &rk3368_win01_data, 900eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_PRIMARY }, 901fbb1c738SEzequiel Garcia { .base = 0x1d0, .phy = &rk3368_win01_data, 902eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_OVERLAY }, 903fbb1c738SEzequiel Garcia { .base = 0x2d0, .phy = &rk3368_win01_data, 904eb5cb6aaSMark yao .type = DRM_PLANE_TYPE_CURSOR }, 905eb5cb6aaSMark yao }; 906eb5cb6aaSMark yao 907eb5cb6aaSMark yao static const struct vop_data rk3328_vop = { 908eb5cb6aaSMark yao .version = VOP_VERSION(3, 8), 909eb5cb6aaSMark yao .feature = VOP_FEATURE_OUTPUT_RGB10, 910eb5cb6aaSMark yao .intr = &rk3328_vop_intr, 911eb5cb6aaSMark yao .common = &rk3328_common, 912eb5cb6aaSMark yao .modeset = &rk3328_modeset, 913eb5cb6aaSMark yao .output = &rk3328_output, 914eb5cb6aaSMark yao .misc = &rk3328_misc, 915eb5cb6aaSMark yao .win = rk3328_vop_win_data, 916eb5cb6aaSMark yao .win_size = ARRAY_SIZE(rk3328_vop_win_data), 917eb5cb6aaSMark yao }; 918eb5cb6aaSMark yao 919a67719d1SMark Yao static const struct of_device_id vop_driver_dt_match[] = { 920f7673453SMark Yao { .compatible = "rockchip,rk3036-vop", 921f7673453SMark Yao .data = &rk3036_vop }, 922460c3b00SSandy Huang { .compatible = "rockchip,rk3126-vop", 923460c3b00SSandy Huang .data = &rk3126_vop }, 924570913e0SSandy Huang { .compatible = "rockchip,px30-vop-big", 925570913e0SSandy Huang .data = &px30_vop_big }, 926570913e0SSandy Huang { .compatible = "rockchip,px30-vop-lit", 927570913e0SSandy Huang .data = &px30_vop_lit }, 928f4a6de85SMark Yao { .compatible = "rockchip,rk3066-vop", 929f4a6de85SMark Yao .data = &rk3066_vop }, 930428e15ccSHeiko Stuebner { .compatible = "rockchip,rk3188-vop", 931428e15ccSHeiko Stuebner .data = &rk3188_vop }, 932b51502adSMark Yao { .compatible = "rockchip,rk3288-vop", 933b51502adSMark Yao .data = &rk3288_vop }, 934eb5cb6aaSMark yao { .compatible = "rockchip,rk3368-vop", 935eb5cb6aaSMark yao .data = &rk3368_vop }, 936eb5cb6aaSMark yao { .compatible = "rockchip,rk3366-vop", 937eb5cb6aaSMark yao .data = &rk3366_vop }, 9380a63bfd0SMark Yao { .compatible = "rockchip,rk3399-vop-big", 9390a63bfd0SMark Yao .data = &rk3399_vop_big }, 9400a63bfd0SMark Yao { .compatible = "rockchip,rk3399-vop-lit", 9410a63bfd0SMark Yao .data = &rk3399_vop_lit }, 942eb5cb6aaSMark yao { .compatible = "rockchip,rk3228-vop", 943eb5cb6aaSMark yao .data = &rk3228_vop }, 944eb5cb6aaSMark yao { .compatible = "rockchip,rk3328-vop", 945eb5cb6aaSMark yao .data = &rk3328_vop }, 946a67719d1SMark Yao {}, 947a67719d1SMark Yao }; 948a67719d1SMark Yao MODULE_DEVICE_TABLE(of, vop_driver_dt_match); 949a67719d1SMark Yao 950a67719d1SMark Yao static int vop_probe(struct platform_device *pdev) 951a67719d1SMark Yao { 952a67719d1SMark Yao struct device *dev = &pdev->dev; 953a67719d1SMark Yao 954a67719d1SMark Yao if (!dev->of_node) { 955d8dd6804SHaneen Mohammed DRM_DEV_ERROR(dev, "can't find vop devices\n"); 956a67719d1SMark Yao return -ENODEV; 957a67719d1SMark Yao } 958a67719d1SMark Yao 959a67719d1SMark Yao return component_add(dev, &vop_component_ops); 960a67719d1SMark Yao } 961a67719d1SMark Yao 962a67719d1SMark Yao static int vop_remove(struct platform_device *pdev) 963a67719d1SMark Yao { 964a67719d1SMark Yao component_del(&pdev->dev, &vop_component_ops); 965a67719d1SMark Yao 966a67719d1SMark Yao return 0; 967a67719d1SMark Yao } 968a67719d1SMark Yao 9698820b68bSJeffy Chen struct platform_driver vop_platform_driver = { 970a67719d1SMark Yao .probe = vop_probe, 971a67719d1SMark Yao .remove = vop_remove, 972a67719d1SMark Yao .driver = { 973a67719d1SMark Yao .name = "rockchip-vop", 974a67719d1SMark Yao .of_match_table = of_match_ptr(vop_driver_dt_match), 975a67719d1SMark Yao }, 976a67719d1SMark Yao }; 977