125fdd593SJeykumar Sankaran /* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved. 225fdd593SJeykumar Sankaran * 325fdd593SJeykumar Sankaran * This program is free software; you can redistribute it and/or modify 425fdd593SJeykumar Sankaran * it under the terms of the GNU General Public License version 2 and 525fdd593SJeykumar Sankaran * only version 2 as published by the Free Software Foundation. 625fdd593SJeykumar Sankaran * 725fdd593SJeykumar Sankaran * This program is distributed in the hope that it will be useful, 825fdd593SJeykumar Sankaran * but WITHOUT ANY WARRANTY; without even the implied warranty of 925fdd593SJeykumar Sankaran * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 1025fdd593SJeykumar Sankaran * GNU General Public License for more details. 1125fdd593SJeykumar Sankaran */ 1225fdd593SJeykumar Sankaran 1325fdd593SJeykumar Sankaran #ifndef _DPU_HW_SSPP_H 1425fdd593SJeykumar Sankaran #define _DPU_HW_SSPP_H 1525fdd593SJeykumar Sankaran 1625fdd593SJeykumar Sankaran #include "dpu_hw_catalog.h" 1725fdd593SJeykumar Sankaran #include "dpu_hw_mdss.h" 1825fdd593SJeykumar Sankaran #include "dpu_hw_util.h" 1925fdd593SJeykumar Sankaran #include "dpu_hw_blk.h" 2025fdd593SJeykumar Sankaran #include "dpu_formats.h" 2125fdd593SJeykumar Sankaran 2225fdd593SJeykumar Sankaran struct dpu_hw_pipe; 2325fdd593SJeykumar Sankaran 2425fdd593SJeykumar Sankaran /** 2525fdd593SJeykumar Sankaran * Flags 2625fdd593SJeykumar Sankaran */ 2725fdd593SJeykumar Sankaran #define DPU_SSPP_FLIP_LR BIT(0) 2825fdd593SJeykumar Sankaran #define DPU_SSPP_FLIP_UD BIT(1) 2925fdd593SJeykumar Sankaran #define DPU_SSPP_SOURCE_ROTATED_90 BIT(2) 3025fdd593SJeykumar Sankaran #define DPU_SSPP_ROT_90 BIT(3) 3125fdd593SJeykumar Sankaran #define DPU_SSPP_SOLID_FILL BIT(4) 3225fdd593SJeykumar Sankaran 3325fdd593SJeykumar Sankaran /** 3425fdd593SJeykumar Sankaran * Define all scaler feature bits in catalog 3525fdd593SJeykumar Sankaran */ 3625fdd593SJeykumar Sankaran #define DPU_SSPP_SCALER ((1UL << DPU_SSPP_SCALER_RGB) | \ 3725fdd593SJeykumar Sankaran (1UL << DPU_SSPP_SCALER_QSEED2) | \ 3825fdd593SJeykumar Sankaran (1UL << DPU_SSPP_SCALER_QSEED3)) 3925fdd593SJeykumar Sankaran 4025fdd593SJeykumar Sankaran /** 4125fdd593SJeykumar Sankaran * Component indices 4225fdd593SJeykumar Sankaran */ 4325fdd593SJeykumar Sankaran enum { 4425fdd593SJeykumar Sankaran DPU_SSPP_COMP_0, 4525fdd593SJeykumar Sankaran DPU_SSPP_COMP_1_2, 4625fdd593SJeykumar Sankaran DPU_SSPP_COMP_2, 4725fdd593SJeykumar Sankaran DPU_SSPP_COMP_3, 4825fdd593SJeykumar Sankaran 4925fdd593SJeykumar Sankaran DPU_SSPP_COMP_MAX 5025fdd593SJeykumar Sankaran }; 5125fdd593SJeykumar Sankaran 5225fdd593SJeykumar Sankaran /** 5325fdd593SJeykumar Sankaran * DPU_SSPP_RECT_SOLO - multirect disabled 5425fdd593SJeykumar Sankaran * DPU_SSPP_RECT_0 - rect0 of a multirect pipe 5525fdd593SJeykumar Sankaran * DPU_SSPP_RECT_1 - rect1 of a multirect pipe 5625fdd593SJeykumar Sankaran * 5725fdd593SJeykumar Sankaran * Note: HW supports multirect with either RECT0 or 5825fdd593SJeykumar Sankaran * RECT1. Considering no benefit of such configs over 5925fdd593SJeykumar Sankaran * SOLO mode and to keep the plane management simple, 6025fdd593SJeykumar Sankaran * we dont support single rect multirect configs. 6125fdd593SJeykumar Sankaran */ 6225fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index { 6325fdd593SJeykumar Sankaran DPU_SSPP_RECT_SOLO = 0, 6425fdd593SJeykumar Sankaran DPU_SSPP_RECT_0, 6525fdd593SJeykumar Sankaran DPU_SSPP_RECT_1, 6625fdd593SJeykumar Sankaran }; 6725fdd593SJeykumar Sankaran 6825fdd593SJeykumar Sankaran enum dpu_sspp_multirect_mode { 6925fdd593SJeykumar Sankaran DPU_SSPP_MULTIRECT_NONE = 0, 7025fdd593SJeykumar Sankaran DPU_SSPP_MULTIRECT_PARALLEL, 7125fdd593SJeykumar Sankaran DPU_SSPP_MULTIRECT_TIME_MX, 7225fdd593SJeykumar Sankaran }; 7325fdd593SJeykumar Sankaran 7425fdd593SJeykumar Sankaran enum { 7525fdd593SJeykumar Sankaran DPU_FRAME_LINEAR, 7625fdd593SJeykumar Sankaran DPU_FRAME_TILE_A4X, 7725fdd593SJeykumar Sankaran DPU_FRAME_TILE_A5X, 7825fdd593SJeykumar Sankaran }; 7925fdd593SJeykumar Sankaran 8025fdd593SJeykumar Sankaran enum dpu_hw_filter { 8125fdd593SJeykumar Sankaran DPU_SCALE_FILTER_NEAREST = 0, 8225fdd593SJeykumar Sankaran DPU_SCALE_FILTER_BIL, 8325fdd593SJeykumar Sankaran DPU_SCALE_FILTER_PCMN, 8425fdd593SJeykumar Sankaran DPU_SCALE_FILTER_CA, 8525fdd593SJeykumar Sankaran DPU_SCALE_FILTER_MAX 8625fdd593SJeykumar Sankaran }; 8725fdd593SJeykumar Sankaran 8825fdd593SJeykumar Sankaran enum dpu_hw_filter_alpa { 8925fdd593SJeykumar Sankaran DPU_SCALE_ALPHA_PIXEL_REP, 9025fdd593SJeykumar Sankaran DPU_SCALE_ALPHA_BIL 9125fdd593SJeykumar Sankaran }; 9225fdd593SJeykumar Sankaran 9325fdd593SJeykumar Sankaran enum dpu_hw_filter_yuv { 9425fdd593SJeykumar Sankaran DPU_SCALE_2D_4X4, 9525fdd593SJeykumar Sankaran DPU_SCALE_2D_CIR, 9625fdd593SJeykumar Sankaran DPU_SCALE_1D_SEP, 9725fdd593SJeykumar Sankaran DPU_SCALE_BIL 9825fdd593SJeykumar Sankaran }; 9925fdd593SJeykumar Sankaran 10025fdd593SJeykumar Sankaran struct dpu_hw_sharp_cfg { 10125fdd593SJeykumar Sankaran u32 strength; 10225fdd593SJeykumar Sankaran u32 edge_thr; 10325fdd593SJeykumar Sankaran u32 smooth_thr; 10425fdd593SJeykumar Sankaran u32 noise_thr; 10525fdd593SJeykumar Sankaran }; 10625fdd593SJeykumar Sankaran 10725fdd593SJeykumar Sankaran struct dpu_hw_pixel_ext { 10825fdd593SJeykumar Sankaran /* scaling factors are enabled for this input layer */ 10925fdd593SJeykumar Sankaran uint8_t enable_pxl_ext; 11025fdd593SJeykumar Sankaran 11125fdd593SJeykumar Sankaran int init_phase_x[DPU_MAX_PLANES]; 11225fdd593SJeykumar Sankaran int phase_step_x[DPU_MAX_PLANES]; 11325fdd593SJeykumar Sankaran int init_phase_y[DPU_MAX_PLANES]; 11425fdd593SJeykumar Sankaran int phase_step_y[DPU_MAX_PLANES]; 11525fdd593SJeykumar Sankaran 11625fdd593SJeykumar Sankaran /* 11725fdd593SJeykumar Sankaran * Number of pixels extension in left, right, top and bottom direction 11825fdd593SJeykumar Sankaran * for all color components. This pixel value for each color component 11925fdd593SJeykumar Sankaran * should be sum of fetch + repeat pixels. 12025fdd593SJeykumar Sankaran */ 12125fdd593SJeykumar Sankaran int num_ext_pxls_left[DPU_MAX_PLANES]; 12225fdd593SJeykumar Sankaran int num_ext_pxls_right[DPU_MAX_PLANES]; 12325fdd593SJeykumar Sankaran int num_ext_pxls_top[DPU_MAX_PLANES]; 12425fdd593SJeykumar Sankaran int num_ext_pxls_btm[DPU_MAX_PLANES]; 12525fdd593SJeykumar Sankaran 12625fdd593SJeykumar Sankaran /* 12725fdd593SJeykumar Sankaran * Number of pixels needs to be overfetched in left, right, top and 12825fdd593SJeykumar Sankaran * bottom directions from source image for scaling. 12925fdd593SJeykumar Sankaran */ 13025fdd593SJeykumar Sankaran int left_ftch[DPU_MAX_PLANES]; 13125fdd593SJeykumar Sankaran int right_ftch[DPU_MAX_PLANES]; 13225fdd593SJeykumar Sankaran int top_ftch[DPU_MAX_PLANES]; 13325fdd593SJeykumar Sankaran int btm_ftch[DPU_MAX_PLANES]; 13425fdd593SJeykumar Sankaran 13525fdd593SJeykumar Sankaran /* 13625fdd593SJeykumar Sankaran * Number of pixels needs to be repeated in left, right, top and 13725fdd593SJeykumar Sankaran * bottom directions for scaling. 13825fdd593SJeykumar Sankaran */ 13925fdd593SJeykumar Sankaran int left_rpt[DPU_MAX_PLANES]; 14025fdd593SJeykumar Sankaran int right_rpt[DPU_MAX_PLANES]; 14125fdd593SJeykumar Sankaran int top_rpt[DPU_MAX_PLANES]; 14225fdd593SJeykumar Sankaran int btm_rpt[DPU_MAX_PLANES]; 14325fdd593SJeykumar Sankaran 14425fdd593SJeykumar Sankaran uint32_t roi_w[DPU_MAX_PLANES]; 14525fdd593SJeykumar Sankaran uint32_t roi_h[DPU_MAX_PLANES]; 14625fdd593SJeykumar Sankaran 14725fdd593SJeykumar Sankaran /* 14825fdd593SJeykumar Sankaran * Filter type to be used for scaling in horizontal and vertical 14925fdd593SJeykumar Sankaran * directions 15025fdd593SJeykumar Sankaran */ 15125fdd593SJeykumar Sankaran enum dpu_hw_filter horz_filter[DPU_MAX_PLANES]; 15225fdd593SJeykumar Sankaran enum dpu_hw_filter vert_filter[DPU_MAX_PLANES]; 15325fdd593SJeykumar Sankaran 15425fdd593SJeykumar Sankaran }; 15525fdd593SJeykumar Sankaran 15625fdd593SJeykumar Sankaran /** 15725fdd593SJeykumar Sankaran * struct dpu_hw_pipe_cfg : Pipe description 15825fdd593SJeykumar Sankaran * @layout: format layout information for programming buffer to hardware 15925fdd593SJeykumar Sankaran * @src_rect: src ROI, caller takes into account the different operations 16025fdd593SJeykumar Sankaran * such as decimation, flip etc to program this field 16125fdd593SJeykumar Sankaran * @dest_rect: destination ROI. 16225fdd593SJeykumar Sankaran * @index: index of the rectangle of SSPP 16325fdd593SJeykumar Sankaran * @mode: parallel or time multiplex multirect mode 16425fdd593SJeykumar Sankaran */ 16525fdd593SJeykumar Sankaran struct dpu_hw_pipe_cfg { 16625fdd593SJeykumar Sankaran struct dpu_hw_fmt_layout layout; 16725fdd593SJeykumar Sankaran struct drm_rect src_rect; 16825fdd593SJeykumar Sankaran struct drm_rect dst_rect; 16925fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index; 17025fdd593SJeykumar Sankaran enum dpu_sspp_multirect_mode mode; 17125fdd593SJeykumar Sankaran }; 17225fdd593SJeykumar Sankaran 17325fdd593SJeykumar Sankaran /** 17425fdd593SJeykumar Sankaran * struct dpu_hw_pipe_qos_cfg : Source pipe QoS configuration 17525fdd593SJeykumar Sankaran * @danger_lut: LUT for generate danger level based on fill level 17625fdd593SJeykumar Sankaran * @safe_lut: LUT for generate safe level based on fill level 17725fdd593SJeykumar Sankaran * @creq_lut: LUT for generate creq level based on fill level 17825fdd593SJeykumar Sankaran * @creq_vblank: creq value generated to vbif during vertical blanking 17925fdd593SJeykumar Sankaran * @danger_vblank: danger value generated during vertical blanking 18025fdd593SJeykumar Sankaran * @vblank_en: enable creq_vblank and danger_vblank during vblank 18125fdd593SJeykumar Sankaran * @danger_safe_en: enable danger safe generation 18225fdd593SJeykumar Sankaran */ 18325fdd593SJeykumar Sankaran struct dpu_hw_pipe_qos_cfg { 18425fdd593SJeykumar Sankaran u32 danger_lut; 18525fdd593SJeykumar Sankaran u32 safe_lut; 18625fdd593SJeykumar Sankaran u64 creq_lut; 18725fdd593SJeykumar Sankaran u32 creq_vblank; 18825fdd593SJeykumar Sankaran u32 danger_vblank; 18925fdd593SJeykumar Sankaran bool vblank_en; 19025fdd593SJeykumar Sankaran bool danger_safe_en; 19125fdd593SJeykumar Sankaran }; 19225fdd593SJeykumar Sankaran 19325fdd593SJeykumar Sankaran /** 19425fdd593SJeykumar Sankaran * enum CDP preload ahead address size 19525fdd593SJeykumar Sankaran */ 19625fdd593SJeykumar Sankaran enum { 19725fdd593SJeykumar Sankaran DPU_SSPP_CDP_PRELOAD_AHEAD_32, 19825fdd593SJeykumar Sankaran DPU_SSPP_CDP_PRELOAD_AHEAD_64 19925fdd593SJeykumar Sankaran }; 20025fdd593SJeykumar Sankaran 20125fdd593SJeykumar Sankaran /** 20225fdd593SJeykumar Sankaran * struct dpu_hw_pipe_cdp_cfg : CDP configuration 20325fdd593SJeykumar Sankaran * @enable: true to enable CDP 20425fdd593SJeykumar Sankaran * @ubwc_meta_enable: true to enable ubwc metadata preload 20525fdd593SJeykumar Sankaran * @tile_amortize_enable: true to enable amortization control for tile format 20625fdd593SJeykumar Sankaran * @preload_ahead: number of request to preload ahead 20725fdd593SJeykumar Sankaran * DPU_SSPP_CDP_PRELOAD_AHEAD_32, 20825fdd593SJeykumar Sankaran * DPU_SSPP_CDP_PRELOAD_AHEAD_64 20925fdd593SJeykumar Sankaran */ 21025fdd593SJeykumar Sankaran struct dpu_hw_pipe_cdp_cfg { 21125fdd593SJeykumar Sankaran bool enable; 21225fdd593SJeykumar Sankaran bool ubwc_meta_enable; 21325fdd593SJeykumar Sankaran bool tile_amortize_enable; 21425fdd593SJeykumar Sankaran u32 preload_ahead; 21525fdd593SJeykumar Sankaran }; 21625fdd593SJeykumar Sankaran 21725fdd593SJeykumar Sankaran /** 21825fdd593SJeykumar Sankaran * struct dpu_hw_pipe_ts_cfg - traffic shaper configuration 21925fdd593SJeykumar Sankaran * @size: size to prefill in bytes, or zero to disable 22025fdd593SJeykumar Sankaran * @time: time to prefill in usec, or zero to disable 22125fdd593SJeykumar Sankaran */ 22225fdd593SJeykumar Sankaran struct dpu_hw_pipe_ts_cfg { 22325fdd593SJeykumar Sankaran u64 size; 22425fdd593SJeykumar Sankaran u64 time; 22525fdd593SJeykumar Sankaran }; 22625fdd593SJeykumar Sankaran 22725fdd593SJeykumar Sankaran /** 22825fdd593SJeykumar Sankaran * struct dpu_hw_sspp_ops - interface to the SSPP Hw driver functions 22925fdd593SJeykumar Sankaran * Caller must call the init function to get the pipe context for each pipe 23025fdd593SJeykumar Sankaran * Assumption is these functions will be called after clocks are enabled 23125fdd593SJeykumar Sankaran */ 23225fdd593SJeykumar Sankaran struct dpu_hw_sspp_ops { 23325fdd593SJeykumar Sankaran /** 23425fdd593SJeykumar Sankaran * setup_format - setup pixel format cropping rectangle, flip 23525fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 23625fdd593SJeykumar Sankaran * @cfg: Pointer to pipe config structure 23725fdd593SJeykumar Sankaran * @flags: Extra flags for format config 23825fdd593SJeykumar Sankaran * @index: rectangle index in multirect 23925fdd593SJeykumar Sankaran */ 24025fdd593SJeykumar Sankaran void (*setup_format)(struct dpu_hw_pipe *ctx, 24125fdd593SJeykumar Sankaran const struct dpu_format *fmt, u32 flags, 24225fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index); 24325fdd593SJeykumar Sankaran 24425fdd593SJeykumar Sankaran /** 24525fdd593SJeykumar Sankaran * setup_rects - setup pipe ROI rectangles 24625fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 24725fdd593SJeykumar Sankaran * @cfg: Pointer to pipe config structure 24825fdd593SJeykumar Sankaran * @index: rectangle index in multirect 24925fdd593SJeykumar Sankaran */ 25025fdd593SJeykumar Sankaran void (*setup_rects)(struct dpu_hw_pipe *ctx, 25125fdd593SJeykumar Sankaran struct dpu_hw_pipe_cfg *cfg, 25225fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index); 25325fdd593SJeykumar Sankaran 25425fdd593SJeykumar Sankaran /** 25525fdd593SJeykumar Sankaran * setup_pe - setup pipe pixel extension 25625fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 25725fdd593SJeykumar Sankaran * @pe_ext: Pointer to pixel ext settings 25825fdd593SJeykumar Sankaran */ 25925fdd593SJeykumar Sankaran void (*setup_pe)(struct dpu_hw_pipe *ctx, 26025fdd593SJeykumar Sankaran struct dpu_hw_pixel_ext *pe_ext); 26125fdd593SJeykumar Sankaran 26225fdd593SJeykumar Sankaran /** 26325fdd593SJeykumar Sankaran * setup_sourceaddress - setup pipe source addresses 26425fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 26525fdd593SJeykumar Sankaran * @cfg: Pointer to pipe config structure 26625fdd593SJeykumar Sankaran * @index: rectangle index in multirect 26725fdd593SJeykumar Sankaran */ 26825fdd593SJeykumar Sankaran void (*setup_sourceaddress)(struct dpu_hw_pipe *ctx, 26925fdd593SJeykumar Sankaran struct dpu_hw_pipe_cfg *cfg, 27025fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index); 27125fdd593SJeykumar Sankaran 27225fdd593SJeykumar Sankaran /** 27325fdd593SJeykumar Sankaran * setup_csc - setup color space coversion 27425fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 27525fdd593SJeykumar Sankaran * @data: Pointer to config structure 27625fdd593SJeykumar Sankaran */ 27725fdd593SJeykumar Sankaran void (*setup_csc)(struct dpu_hw_pipe *ctx, struct dpu_csc_cfg *data); 27825fdd593SJeykumar Sankaran 27925fdd593SJeykumar Sankaran /** 28025fdd593SJeykumar Sankaran * setup_solidfill - enable/disable colorfill 28125fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 28225fdd593SJeykumar Sankaran * @const_color: Fill color value 28325fdd593SJeykumar Sankaran * @flags: Pipe flags 28425fdd593SJeykumar Sankaran * @index: rectangle index in multirect 28525fdd593SJeykumar Sankaran */ 28625fdd593SJeykumar Sankaran void (*setup_solidfill)(struct dpu_hw_pipe *ctx, u32 color, 28725fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index); 28825fdd593SJeykumar Sankaran 28925fdd593SJeykumar Sankaran /** 29025fdd593SJeykumar Sankaran * setup_multirect - setup multirect configuration 29125fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 29225fdd593SJeykumar Sankaran * @index: rectangle index in multirect 29325fdd593SJeykumar Sankaran * @mode: parallel fetch / time multiplex multirect mode 29425fdd593SJeykumar Sankaran */ 29525fdd593SJeykumar Sankaran 29625fdd593SJeykumar Sankaran void (*setup_multirect)(struct dpu_hw_pipe *ctx, 29725fdd593SJeykumar Sankaran enum dpu_sspp_multirect_index index, 29825fdd593SJeykumar Sankaran enum dpu_sspp_multirect_mode mode); 29925fdd593SJeykumar Sankaran 30025fdd593SJeykumar Sankaran /** 30125fdd593SJeykumar Sankaran * setup_sharpening - setup sharpening 30225fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 30325fdd593SJeykumar Sankaran * @cfg: Pointer to config structure 30425fdd593SJeykumar Sankaran */ 30525fdd593SJeykumar Sankaran void (*setup_sharpening)(struct dpu_hw_pipe *ctx, 30625fdd593SJeykumar Sankaran struct dpu_hw_sharp_cfg *cfg); 30725fdd593SJeykumar Sankaran 30825fdd593SJeykumar Sankaran /** 30925fdd593SJeykumar Sankaran * setup_danger_safe_lut - setup danger safe LUTs 31025fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 31125fdd593SJeykumar Sankaran * @cfg: Pointer to pipe QoS configuration 31225fdd593SJeykumar Sankaran * 31325fdd593SJeykumar Sankaran */ 31425fdd593SJeykumar Sankaran void (*setup_danger_safe_lut)(struct dpu_hw_pipe *ctx, 31525fdd593SJeykumar Sankaran struct dpu_hw_pipe_qos_cfg *cfg); 31625fdd593SJeykumar Sankaran 31725fdd593SJeykumar Sankaran /** 31825fdd593SJeykumar Sankaran * setup_creq_lut - setup CREQ LUT 31925fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 32025fdd593SJeykumar Sankaran * @cfg: Pointer to pipe QoS configuration 32125fdd593SJeykumar Sankaran * 32225fdd593SJeykumar Sankaran */ 32325fdd593SJeykumar Sankaran void (*setup_creq_lut)(struct dpu_hw_pipe *ctx, 32425fdd593SJeykumar Sankaran struct dpu_hw_pipe_qos_cfg *cfg); 32525fdd593SJeykumar Sankaran 32625fdd593SJeykumar Sankaran /** 32725fdd593SJeykumar Sankaran * setup_qos_ctrl - setup QoS control 32825fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 32925fdd593SJeykumar Sankaran * @cfg: Pointer to pipe QoS configuration 33025fdd593SJeykumar Sankaran * 33125fdd593SJeykumar Sankaran */ 33225fdd593SJeykumar Sankaran void (*setup_qos_ctrl)(struct dpu_hw_pipe *ctx, 33325fdd593SJeykumar Sankaran struct dpu_hw_pipe_qos_cfg *cfg); 33425fdd593SJeykumar Sankaran 33525fdd593SJeykumar Sankaran /** 33625fdd593SJeykumar Sankaran * setup_histogram - setup histograms 33725fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 33825fdd593SJeykumar Sankaran * @cfg: Pointer to histogram configuration 33925fdd593SJeykumar Sankaran */ 34025fdd593SJeykumar Sankaran void (*setup_histogram)(struct dpu_hw_pipe *ctx, 34125fdd593SJeykumar Sankaran void *cfg); 34225fdd593SJeykumar Sankaran 34325fdd593SJeykumar Sankaran /** 34425fdd593SJeykumar Sankaran * setup_scaler - setup scaler 34525fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 34625fdd593SJeykumar Sankaran * @pipe_cfg: Pointer to pipe configuration 34725fdd593SJeykumar Sankaran * @pe_cfg: Pointer to pixel extension configuration 34825fdd593SJeykumar Sankaran * @scaler_cfg: Pointer to scaler configuration 34925fdd593SJeykumar Sankaran */ 35025fdd593SJeykumar Sankaran void (*setup_scaler)(struct dpu_hw_pipe *ctx, 35125fdd593SJeykumar Sankaran struct dpu_hw_pipe_cfg *pipe_cfg, 35225fdd593SJeykumar Sankaran struct dpu_hw_pixel_ext *pe_cfg, 35325fdd593SJeykumar Sankaran void *scaler_cfg); 35425fdd593SJeykumar Sankaran 35525fdd593SJeykumar Sankaran /** 35625fdd593SJeykumar Sankaran * get_scaler_ver - get scaler h/w version 35725fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 35825fdd593SJeykumar Sankaran */ 35925fdd593SJeykumar Sankaran u32 (*get_scaler_ver)(struct dpu_hw_pipe *ctx); 36025fdd593SJeykumar Sankaran 36125fdd593SJeykumar Sankaran /** 36225fdd593SJeykumar Sankaran * setup_cdp - setup client driven prefetch 36325fdd593SJeykumar Sankaran * @ctx: Pointer to pipe context 36425fdd593SJeykumar Sankaran * @cfg: Pointer to cdp configuration 36525fdd593SJeykumar Sankaran */ 36625fdd593SJeykumar Sankaran void (*setup_cdp)(struct dpu_hw_pipe *ctx, 36725fdd593SJeykumar Sankaran struct dpu_hw_pipe_cdp_cfg *cfg); 36825fdd593SJeykumar Sankaran }; 36925fdd593SJeykumar Sankaran 37025fdd593SJeykumar Sankaran /** 37125fdd593SJeykumar Sankaran * struct dpu_hw_pipe - pipe description 37225fdd593SJeykumar Sankaran * @base: hardware block base structure 37325fdd593SJeykumar Sankaran * @hw: block hardware details 37425fdd593SJeykumar Sankaran * @catalog: back pointer to catalog 37525fdd593SJeykumar Sankaran * @mdp: pointer to associated mdp portion of the catalog 37625fdd593SJeykumar Sankaran * @idx: pipe index 37725fdd593SJeykumar Sankaran * @cap: pointer to layer_cfg 37825fdd593SJeykumar Sankaran * @ops: pointer to operations possible for this pipe 37925fdd593SJeykumar Sankaran */ 38025fdd593SJeykumar Sankaran struct dpu_hw_pipe { 38125fdd593SJeykumar Sankaran struct dpu_hw_blk base; 38225fdd593SJeykumar Sankaran struct dpu_hw_blk_reg_map hw; 38325fdd593SJeykumar Sankaran struct dpu_mdss_cfg *catalog; 38425fdd593SJeykumar Sankaran struct dpu_mdp_cfg *mdp; 38525fdd593SJeykumar Sankaran 38625fdd593SJeykumar Sankaran /* Pipe */ 38725fdd593SJeykumar Sankaran enum dpu_sspp idx; 38825fdd593SJeykumar Sankaran const struct dpu_sspp_cfg *cap; 38925fdd593SJeykumar Sankaran 39025fdd593SJeykumar Sankaran /* Ops */ 39125fdd593SJeykumar Sankaran struct dpu_hw_sspp_ops ops; 39225fdd593SJeykumar Sankaran }; 39325fdd593SJeykumar Sankaran 39425fdd593SJeykumar Sankaran /** 39525fdd593SJeykumar Sankaran * dpu_hw_pipe - convert base object dpu_hw_base to container 39625fdd593SJeykumar Sankaran * @hw: Pointer to base hardware block 39725fdd593SJeykumar Sankaran * return: Pointer to hardware block container 39825fdd593SJeykumar Sankaran */ 39925fdd593SJeykumar Sankaran static inline struct dpu_hw_pipe *to_dpu_hw_pipe(struct dpu_hw_blk *hw) 40025fdd593SJeykumar Sankaran { 40125fdd593SJeykumar Sankaran return container_of(hw, struct dpu_hw_pipe, base); 40225fdd593SJeykumar Sankaran } 40325fdd593SJeykumar Sankaran 40425fdd593SJeykumar Sankaran /** 40525fdd593SJeykumar Sankaran * dpu_hw_sspp_init - initializes the sspp hw driver object. 40625fdd593SJeykumar Sankaran * Should be called once before accessing every pipe. 40725fdd593SJeykumar Sankaran * @idx: Pipe index for which driver object is required 40825fdd593SJeykumar Sankaran * @addr: Mapped register io address of MDP 40925fdd593SJeykumar Sankaran * @catalog : Pointer to mdss catalog data 41025fdd593SJeykumar Sankaran * @is_virtual_pipe: is this pipe virtual pipe 41125fdd593SJeykumar Sankaran */ 41225fdd593SJeykumar Sankaran struct dpu_hw_pipe *dpu_hw_sspp_init(enum dpu_sspp idx, 41325fdd593SJeykumar Sankaran void __iomem *addr, struct dpu_mdss_cfg *catalog, 41425fdd593SJeykumar Sankaran bool is_virtual_pipe); 41525fdd593SJeykumar Sankaran 41625fdd593SJeykumar Sankaran /** 41725fdd593SJeykumar Sankaran * dpu_hw_sspp_destroy(): Destroys SSPP driver context 41825fdd593SJeykumar Sankaran * should be called during Hw pipe cleanup. 41925fdd593SJeykumar Sankaran * @ctx: Pointer to SSPP driver context returned by dpu_hw_sspp_init 42025fdd593SJeykumar Sankaran */ 42125fdd593SJeykumar Sankaran void dpu_hw_sspp_destroy(struct dpu_hw_pipe *ctx); 42225fdd593SJeykumar Sankaran 42325fdd593SJeykumar Sankaran #endif /*_DPU_HW_SSPP_H */ 42425fdd593SJeykumar Sankaran 425