12ae09687SHuang, Sean Z // SPDX-License-Identifier: MIT
22ae09687SHuang, Sean Z /*
32ae09687SHuang, Sean Z * Copyright(c) 2020 Intel Corporation.
42ae09687SHuang, Sean Z */
52ae09687SHuang, Sean Z #include <linux/workqueue.h>
6*f67986b0SAlan Previn
72ae09687SHuang, Sean Z #include "gt/intel_gt_irq.h"
80d6419e9SMatt Roper #include "gt/intel_gt_regs.h"
92ae09687SHuang, Sean Z #include "gt/intel_gt_types.h"
10*f67986b0SAlan Previn
112ae09687SHuang, Sean Z #include "i915_irq.h"
122ae09687SHuang, Sean Z #include "i915_reg.h"
13*f67986b0SAlan Previn
14*f67986b0SAlan Previn #include "intel_pxp.h"
15*f67986b0SAlan Previn #include "intel_pxp_irq.h"
16*f67986b0SAlan Previn #include "intel_pxp_session.h"
17*f67986b0SAlan Previn #include "intel_pxp_types.h"
180cfab4cbSHuang, Sean Z #include "intel_runtime_pm.h"
192ae09687SHuang, Sean Z
202ae09687SHuang, Sean Z /**
212ae09687SHuang, Sean Z * intel_pxp_irq_handler - Handles PXP interrupts.
222ae09687SHuang, Sean Z * @pxp: pointer to pxp struct
232ae09687SHuang, Sean Z * @iir: interrupt vector
242ae09687SHuang, Sean Z */
intel_pxp_irq_handler(struct intel_pxp * pxp,u16 iir)252ae09687SHuang, Sean Z void intel_pxp_irq_handler(struct intel_pxp *pxp, u16 iir)
262ae09687SHuang, Sean Z {
27*f67986b0SAlan Previn struct intel_gt *gt;
282ae09687SHuang, Sean Z
292ae09687SHuang, Sean Z if (GEM_WARN_ON(!intel_pxp_is_enabled(pxp)))
302ae09687SHuang, Sean Z return;
312ae09687SHuang, Sean Z
32*f67986b0SAlan Previn gt = pxp->ctrl_gt;
33*f67986b0SAlan Previn
3403d2c54dSMatt Roper lockdep_assert_held(gt->irq_lock);
352ae09687SHuang, Sean Z
362ae09687SHuang, Sean Z if (unlikely(!iir))
372ae09687SHuang, Sean Z return;
382ae09687SHuang, Sean Z
392ae09687SHuang, Sean Z if (iir & (GEN12_DISPLAY_PXP_STATE_TERMINATED_INTERRUPT |
402ae09687SHuang, Sean Z GEN12_DISPLAY_APP_TERMINATED_PER_FW_REQ_INTERRUPT)) {
412ae09687SHuang, Sean Z /* immediately mark PXP as inactive on termination */
422ae09687SHuang, Sean Z intel_pxp_mark_termination_in_progress(pxp);
4332271ecdSDaniele Ceraolo Spurio pxp->session_events |= PXP_TERMINATION_REQUEST | PXP_INVAL_REQUIRED;
442ae09687SHuang, Sean Z }
452ae09687SHuang, Sean Z
462ae09687SHuang, Sean Z if (iir & GEN12_DISPLAY_STATE_RESET_COMPLETE_INTERRUPT)
472ae09687SHuang, Sean Z pxp->session_events |= PXP_TERMINATION_COMPLETE;
482ae09687SHuang, Sean Z
492ae09687SHuang, Sean Z if (pxp->session_events)
502ae09687SHuang, Sean Z queue_work(system_unbound_wq, &pxp->session_work);
512ae09687SHuang, Sean Z }
522ae09687SHuang, Sean Z
__pxp_set_interrupts(struct intel_gt * gt,u32 interrupts)532ae09687SHuang, Sean Z static inline void __pxp_set_interrupts(struct intel_gt *gt, u32 interrupts)
542ae09687SHuang, Sean Z {
552ae09687SHuang, Sean Z struct intel_uncore *uncore = gt->uncore;
562ae09687SHuang, Sean Z const u32 mask = interrupts << 16;
572ae09687SHuang, Sean Z
582ae09687SHuang, Sean Z intel_uncore_write(uncore, GEN11_CRYPTO_RSVD_INTR_ENABLE, mask);
592ae09687SHuang, Sean Z intel_uncore_write(uncore, GEN11_CRYPTO_RSVD_INTR_MASK, ~mask);
602ae09687SHuang, Sean Z }
612ae09687SHuang, Sean Z
pxp_irq_reset(struct intel_gt * gt)622ae09687SHuang, Sean Z static inline void pxp_irq_reset(struct intel_gt *gt)
632ae09687SHuang, Sean Z {
6403d2c54dSMatt Roper spin_lock_irq(gt->irq_lock);
652ae09687SHuang, Sean Z gen11_gt_reset_one_iir(gt, 0, GEN11_KCR);
6603d2c54dSMatt Roper spin_unlock_irq(gt->irq_lock);
672ae09687SHuang, Sean Z }
682ae09687SHuang, Sean Z
intel_pxp_irq_enable(struct intel_pxp * pxp)692ae09687SHuang, Sean Z void intel_pxp_irq_enable(struct intel_pxp *pxp)
702ae09687SHuang, Sean Z {
71*f67986b0SAlan Previn struct intel_gt *gt = pxp->ctrl_gt;
722ae09687SHuang, Sean Z
7303d2c54dSMatt Roper spin_lock_irq(gt->irq_lock);
742ae09687SHuang, Sean Z
752ae09687SHuang, Sean Z if (!pxp->irq_enabled)
762ae09687SHuang, Sean Z WARN_ON_ONCE(gen11_gt_reset_one_iir(gt, 0, GEN11_KCR));
772ae09687SHuang, Sean Z
782ae09687SHuang, Sean Z __pxp_set_interrupts(gt, GEN12_PXP_INTERRUPTS);
792ae09687SHuang, Sean Z pxp->irq_enabled = true;
802ae09687SHuang, Sean Z
8103d2c54dSMatt Roper spin_unlock_irq(gt->irq_lock);
822ae09687SHuang, Sean Z }
832ae09687SHuang, Sean Z
intel_pxp_irq_disable(struct intel_pxp * pxp)842ae09687SHuang, Sean Z void intel_pxp_irq_disable(struct intel_pxp *pxp)
852ae09687SHuang, Sean Z {
86*f67986b0SAlan Previn struct intel_gt *gt = pxp->ctrl_gt;
872ae09687SHuang, Sean Z
882ae09687SHuang, Sean Z /*
892ae09687SHuang, Sean Z * We always need to submit a global termination when we re-enable the
902ae09687SHuang, Sean Z * interrupts, so there is no need to make sure that the session state
912ae09687SHuang, Sean Z * makes sense at the end of this function. Just make sure this is not
922ae09687SHuang, Sean Z * called in a path were the driver consider the session as valid and
932ae09687SHuang, Sean Z * doesn't call a termination on restart.
942ae09687SHuang, Sean Z */
952ae09687SHuang, Sean Z GEM_WARN_ON(intel_pxp_is_active(pxp));
962ae09687SHuang, Sean Z
9703d2c54dSMatt Roper spin_lock_irq(gt->irq_lock);
982ae09687SHuang, Sean Z
992ae09687SHuang, Sean Z pxp->irq_enabled = false;
1002ae09687SHuang, Sean Z __pxp_set_interrupts(gt, 0);
1012ae09687SHuang, Sean Z
10203d2c54dSMatt Roper spin_unlock_irq(gt->irq_lock);
1032ae09687SHuang, Sean Z intel_synchronize_irq(gt->i915);
1042ae09687SHuang, Sean Z
1052ae09687SHuang, Sean Z pxp_irq_reset(gt);
1062ae09687SHuang, Sean Z
1072ae09687SHuang, Sean Z flush_work(&pxp->session_work);
1082ae09687SHuang, Sean Z }
109