1 /* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. 2 * All Rights Reserved. 3 * 4 * Permission is hereby granted, free of charge, to any person obtaining a 5 * copy of this software and associated documentation files (the 6 * "Software"), to deal in the Software without restriction, including 7 * without limitation the rights to use, copy, modify, merge, publish, 8 * distribute, sub license, and/or sell copies of the Software, and to 9 * permit persons to whom the Software is furnished to do so, subject to 10 * the following conditions: 11 * 12 * The above copyright notice and this permission notice (including the 13 * next paragraph) shall be included in all copies or substantial portions 14 * of the Software. 15 * 16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS 17 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF 18 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. 19 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR 20 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, 21 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE 22 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. 23 */ 24 25 #ifndef _I915_REG_H_ 26 #define _I915_REG_H_ 27 28 #include "i915_reg_defs.h" 29 #include "display/intel_display_reg_defs.h" 30 31 /** 32 * DOC: The i915 register macro definition style guide 33 * 34 * Follow the style described here for new macros, and while changing existing 35 * macros. Do **not** mass change existing definitions just to update the style. 36 * 37 * File Layout 38 * ~~~~~~~~~~~ 39 * 40 * Keep helper macros near the top. For example, _PIPE() and friends. 41 * 42 * Prefix macros that generally should not be used outside of this file with 43 * underscore '_'. For example, _PIPE() and friends, single instances of 44 * registers that are defined solely for the use by function-like macros. 45 * 46 * Avoid using the underscore prefixed macros outside of this file. There are 47 * exceptions, but keep them to a minimum. 48 * 49 * There are two basic types of register definitions: Single registers and 50 * register groups. Register groups are registers which have two or more 51 * instances, for example one per pipe, port, transcoder, etc. Register groups 52 * should be defined using function-like macros. 53 * 54 * For single registers, define the register offset first, followed by register 55 * contents. 56 * 57 * For register groups, define the register instance offsets first, prefixed 58 * with underscore, followed by a function-like macro choosing the right 59 * instance based on the parameter, followed by register contents. 60 * 61 * Define the register contents (i.e. bit and bit field macros) from most 62 * significant to least significant bit. Indent the register content macros 63 * using two extra spaces between ``#define`` and the macro name. 64 * 65 * Define bit fields using ``REG_GENMASK(h, l)``. Define bit field contents 66 * using ``REG_FIELD_PREP(mask, value)``. This will define the values already 67 * shifted in place, so they can be directly OR'd together. For convenience, 68 * function-like macros may be used to define bit fields, but do note that the 69 * macros may be needed to read as well as write the register contents. 70 * 71 * Define bits using ``REG_BIT(N)``. Do **not** add ``_BIT`` suffix to the name. 72 * 73 * Group the register and its contents together without blank lines, separate 74 * from other registers and their contents with one blank line. 75 * 76 * Indent macro values from macro names using TABs. Align values vertically. Use 77 * braces in macro values as needed to avoid unintended precedence after macro 78 * substitution. Use spaces in macro values according to kernel coding 79 * style. Use lower case in hexadecimal values. 80 * 81 * Naming 82 * ~~~~~~ 83 * 84 * Try to name registers according to the specs. If the register name changes in 85 * the specs from platform to another, stick to the original name. 86 * 87 * Try to re-use existing register macro definitions. Only add new macros for 88 * new register offsets, or when the register contents have changed enough to 89 * warrant a full redefinition. 90 * 91 * When a register macro changes for a new platform, prefix the new macro using 92 * the platform acronym or generation. For example, ``SKL_`` or ``GEN8_``. The 93 * prefix signifies the start platform/generation using the register. 94 * 95 * When a bit (field) macro changes or gets added for a new platform, while 96 * retaining the existing register macro, add a platform acronym or generation 97 * suffix to the name. For example, ``_SKL`` or ``_GEN8``. 98 * 99 * Examples 100 * ~~~~~~~~ 101 * 102 * (Note that the values in the example are indented using spaces instead of 103 * TABs to avoid misalignment in generated documentation. Use TABs in the 104 * definitions.):: 105 * 106 * #define _FOO_A 0xf000 107 * #define _FOO_B 0xf001 108 * #define FOO(pipe) _MMIO_PIPE(pipe, _FOO_A, _FOO_B) 109 * #define FOO_ENABLE REG_BIT(31) 110 * #define FOO_MODE_MASK REG_GENMASK(19, 16) 111 * #define FOO_MODE_BAR REG_FIELD_PREP(FOO_MODE_MASK, 0) 112 * #define FOO_MODE_BAZ REG_FIELD_PREP(FOO_MODE_MASK, 1) 113 * #define FOO_MODE_QUX_SNB REG_FIELD_PREP(FOO_MODE_MASK, 2) 114 * 115 * #define BAR _MMIO(0xb000) 116 * #define GEN8_BAR _MMIO(0xb888) 117 */ 118 119 #define GU_CNTL_PROTECTED _MMIO(0x10100C) 120 #define DEPRESENT REG_BIT(9) 121 122 #define GU_CNTL _MMIO(0x101010) 123 #define LMEM_INIT REG_BIT(7) 124 #define DRIVERFLR REG_BIT(31) 125 #define GU_DEBUG _MMIO(0x101018) 126 #define DRIVERFLR_STATUS REG_BIT(31) 127 128 #define GEN6_STOLEN_RESERVED _MMIO(0x1082C0) 129 #define GEN6_STOLEN_RESERVED_ADDR_MASK (0xFFF << 20) 130 #define GEN7_STOLEN_RESERVED_ADDR_MASK (0x3FFF << 18) 131 #define GEN6_STOLEN_RESERVED_SIZE_MASK (3 << 4) 132 #define GEN6_STOLEN_RESERVED_1M (0 << 4) 133 #define GEN6_STOLEN_RESERVED_512K (1 << 4) 134 #define GEN6_STOLEN_RESERVED_256K (2 << 4) 135 #define GEN6_STOLEN_RESERVED_128K (3 << 4) 136 #define GEN7_STOLEN_RESERVED_SIZE_MASK (1 << 5) 137 #define GEN7_STOLEN_RESERVED_1M (0 << 5) 138 #define GEN7_STOLEN_RESERVED_256K (1 << 5) 139 #define GEN8_STOLEN_RESERVED_SIZE_MASK (3 << 7) 140 #define GEN8_STOLEN_RESERVED_1M (0 << 7) 141 #define GEN8_STOLEN_RESERVED_2M (1 << 7) 142 #define GEN8_STOLEN_RESERVED_4M (2 << 7) 143 #define GEN8_STOLEN_RESERVED_8M (3 << 7) 144 #define GEN6_STOLEN_RESERVED_ENABLE (1 << 0) 145 #define GEN11_STOLEN_RESERVED_ADDR_MASK (0xFFFFFFFFFFFULL << 20) 146 147 #define _VGA_MSR_WRITE _MMIO(0x3c2) 148 149 #define _GEN7_PIPEA_DE_LOAD_SL 0x70068 150 #define _GEN7_PIPEB_DE_LOAD_SL 0x71068 151 #define GEN7_PIPE_DE_LOAD_SL(pipe) _MMIO_PIPE(pipe, _GEN7_PIPEA_DE_LOAD_SL, _GEN7_PIPEB_DE_LOAD_SL) 152 153 /* 154 * Reset registers 155 */ 156 #define DEBUG_RESET_I830 _MMIO(0x6070) 157 #define DEBUG_RESET_FULL (1 << 7) 158 #define DEBUG_RESET_RENDER (1 << 8) 159 #define DEBUG_RESET_DISPLAY (1 << 9) 160 161 /* 162 * IOSF sideband 163 */ 164 #define VLV_IOSF_DOORBELL_REQ _MMIO(VLV_DISPLAY_BASE + 0x2100) 165 #define IOSF_DEVFN_SHIFT 24 166 #define IOSF_OPCODE_SHIFT 16 167 #define IOSF_PORT_SHIFT 8 168 #define IOSF_BYTE_ENABLES_SHIFT 4 169 #define IOSF_BAR_SHIFT 1 170 #define IOSF_SB_BUSY (1 << 0) 171 #define IOSF_PORT_BUNIT 0x03 172 #define IOSF_PORT_PUNIT 0x04 173 #define IOSF_PORT_NC 0x11 174 #define IOSF_PORT_DPIO 0x12 175 #define IOSF_PORT_GPIO_NC 0x13 176 #define IOSF_PORT_CCK 0x14 177 #define IOSF_PORT_DPIO_2 0x1a 178 #define IOSF_PORT_FLISDSI 0x1b 179 #define IOSF_PORT_GPIO_SC 0x48 180 #define IOSF_PORT_GPIO_SUS 0xa8 181 #define IOSF_PORT_CCU 0xa9 182 #define CHV_IOSF_PORT_GPIO_N 0x13 183 #define CHV_IOSF_PORT_GPIO_SE 0x48 184 #define CHV_IOSF_PORT_GPIO_E 0xa8 185 #define CHV_IOSF_PORT_GPIO_SW 0xb2 186 #define VLV_IOSF_DATA _MMIO(VLV_DISPLAY_BASE + 0x2104) 187 #define VLV_IOSF_ADDR _MMIO(VLV_DISPLAY_BASE + 0x2108) 188 189 /* DPIO registers */ 190 #define DPIO_DEVFN 0 191 192 #define DPIO_CTL _MMIO(VLV_DISPLAY_BASE + 0x2110) 193 #define DPIO_MODSEL1 (1 << 3) /* if ref clk b == 27 */ 194 #define DPIO_MODSEL0 (1 << 2) /* if ref clk a == 27 */ 195 #define DPIO_SFR_BYPASS (1 << 1) 196 #define DPIO_CMNRST (1 << 0) 197 198 #define DPIO_PHY(pipe) ((pipe) >> 1) 199 200 /* 201 * Per pipe/PLL DPIO regs 202 */ 203 #define _VLV_PLL_DW3_CH0 0x800c 204 #define DPIO_POST_DIV_SHIFT (28) /* 3 bits */ 205 #define DPIO_POST_DIV_DAC 0 206 #define DPIO_POST_DIV_HDMIDP 1 /* DAC 225-400M rate */ 207 #define DPIO_POST_DIV_LVDS1 2 208 #define DPIO_POST_DIV_LVDS2 3 209 #define DPIO_K_SHIFT (24) /* 4 bits */ 210 #define DPIO_P1_SHIFT (21) /* 3 bits */ 211 #define DPIO_P2_SHIFT (16) /* 5 bits */ 212 #define DPIO_N_SHIFT (12) /* 4 bits */ 213 #define DPIO_ENABLE_CALIBRATION (1 << 11) 214 #define DPIO_M1DIV_SHIFT (8) /* 3 bits */ 215 #define DPIO_M2DIV_MASK 0xff 216 #define _VLV_PLL_DW3_CH1 0x802c 217 #define VLV_PLL_DW3(ch) _PIPE(ch, _VLV_PLL_DW3_CH0, _VLV_PLL_DW3_CH1) 218 219 #define _VLV_PLL_DW5_CH0 0x8014 220 #define DPIO_REFSEL_OVERRIDE 27 221 #define DPIO_PLL_MODESEL_SHIFT 24 /* 3 bits */ 222 #define DPIO_BIAS_CURRENT_CTL_SHIFT 21 /* 3 bits, always 0x7 */ 223 #define DPIO_PLL_REFCLK_SEL_SHIFT 16 /* 2 bits */ 224 #define DPIO_PLL_REFCLK_SEL_MASK 3 225 #define DPIO_DRIVER_CTL_SHIFT 12 /* always set to 0x8 */ 226 #define DPIO_CLK_BIAS_CTL_SHIFT 8 /* always set to 0x5 */ 227 #define _VLV_PLL_DW5_CH1 0x8034 228 #define VLV_PLL_DW5(ch) _PIPE(ch, _VLV_PLL_DW5_CH0, _VLV_PLL_DW5_CH1) 229 230 #define _VLV_PLL_DW7_CH0 0x801c 231 #define _VLV_PLL_DW7_CH1 0x803c 232 #define VLV_PLL_DW7(ch) _PIPE(ch, _VLV_PLL_DW7_CH0, _VLV_PLL_DW7_CH1) 233 234 #define _VLV_PLL_DW8_CH0 0x8040 235 #define _VLV_PLL_DW8_CH1 0x8060 236 #define VLV_PLL_DW8(ch) _PIPE(ch, _VLV_PLL_DW8_CH0, _VLV_PLL_DW8_CH1) 237 238 #define VLV_PLL_DW9_BCAST 0xc044 239 #define _VLV_PLL_DW9_CH0 0x8044 240 #define _VLV_PLL_DW9_CH1 0x8064 241 #define VLV_PLL_DW9(ch) _PIPE(ch, _VLV_PLL_DW9_CH0, _VLV_PLL_DW9_CH1) 242 243 #define _VLV_PLL_DW10_CH0 0x8048 244 #define _VLV_PLL_DW10_CH1 0x8068 245 #define VLV_PLL_DW10(ch) _PIPE(ch, _VLV_PLL_DW10_CH0, _VLV_PLL_DW10_CH1) 246 247 #define _VLV_PLL_DW11_CH0 0x804c 248 #define _VLV_PLL_DW11_CH1 0x806c 249 #define VLV_PLL_DW11(ch) _PIPE(ch, _VLV_PLL_DW11_CH0, _VLV_PLL_DW11_CH1) 250 251 /* Spec for ref block start counts at DW10 */ 252 #define VLV_REF_DW13 0x80ac 253 254 #define VLV_CMN_DW0 0x8100 255 256 /* 257 * Per DDI channel DPIO regs 258 */ 259 260 #define _VLV_PCS_DW0_CH0 0x8200 261 #define _VLV_PCS_DW0_CH1 0x8400 262 #define DPIO_PCS_TX_LANE2_RESET (1 << 16) 263 #define DPIO_PCS_TX_LANE1_RESET (1 << 7) 264 #define DPIO_LEFT_TXFIFO_RST_MASTER2 (1 << 4) 265 #define DPIO_RIGHT_TXFIFO_RST_MASTER2 (1 << 3) 266 #define VLV_PCS_DW0(ch) _PORT(ch, _VLV_PCS_DW0_CH0, _VLV_PCS_DW0_CH1) 267 268 #define _VLV_PCS01_DW0_CH0 0x200 269 #define _VLV_PCS23_DW0_CH0 0x400 270 #define _VLV_PCS01_DW0_CH1 0x2600 271 #define _VLV_PCS23_DW0_CH1 0x2800 272 #define VLV_PCS01_DW0(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1) 273 #define VLV_PCS23_DW0(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1) 274 275 #define _VLV_PCS_DW1_CH0 0x8204 276 #define _VLV_PCS_DW1_CH1 0x8404 277 #define CHV_PCS_REQ_SOFTRESET_EN (1 << 23) 278 #define DPIO_PCS_CLK_CRI_RXEB_EIOS_EN (1 << 22) 279 #define DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN (1 << 21) 280 #define DPIO_PCS_CLK_DATAWIDTH_SHIFT (6) 281 #define DPIO_PCS_CLK_SOFT_RESET (1 << 5) 282 #define VLV_PCS_DW1(ch) _PORT(ch, _VLV_PCS_DW1_CH0, _VLV_PCS_DW1_CH1) 283 284 #define _VLV_PCS01_DW1_CH0 0x204 285 #define _VLV_PCS23_DW1_CH0 0x404 286 #define _VLV_PCS01_DW1_CH1 0x2604 287 #define _VLV_PCS23_DW1_CH1 0x2804 288 #define VLV_PCS01_DW1(ch) _PORT(ch, _VLV_PCS01_DW1_CH0, _VLV_PCS01_DW1_CH1) 289 #define VLV_PCS23_DW1(ch) _PORT(ch, _VLV_PCS23_DW1_CH0, _VLV_PCS23_DW1_CH1) 290 291 #define _VLV_PCS_DW8_CH0 0x8220 292 #define _VLV_PCS_DW8_CH1 0x8420 293 #define CHV_PCS_USEDCLKCHANNEL_OVRRIDE (1 << 20) 294 #define CHV_PCS_USEDCLKCHANNEL (1 << 21) 295 #define VLV_PCS_DW8(ch) _PORT(ch, _VLV_PCS_DW8_CH0, _VLV_PCS_DW8_CH1) 296 297 #define _VLV_PCS01_DW8_CH0 0x0220 298 #define _VLV_PCS23_DW8_CH0 0x0420 299 #define _VLV_PCS01_DW8_CH1 0x2620 300 #define _VLV_PCS23_DW8_CH1 0x2820 301 #define VLV_PCS01_DW8(port) _PORT(port, _VLV_PCS01_DW8_CH0, _VLV_PCS01_DW8_CH1) 302 #define VLV_PCS23_DW8(port) _PORT(port, _VLV_PCS23_DW8_CH0, _VLV_PCS23_DW8_CH1) 303 304 #define _VLV_PCS_DW9_CH0 0x8224 305 #define _VLV_PCS_DW9_CH1 0x8424 306 #define DPIO_PCS_TX2MARGIN_MASK (0x7 << 13) 307 #define DPIO_PCS_TX2MARGIN_000 (0 << 13) 308 #define DPIO_PCS_TX2MARGIN_101 (1 << 13) 309 #define DPIO_PCS_TX1MARGIN_MASK (0x7 << 10) 310 #define DPIO_PCS_TX1MARGIN_000 (0 << 10) 311 #define DPIO_PCS_TX1MARGIN_101 (1 << 10) 312 #define VLV_PCS_DW9(ch) _PORT(ch, _VLV_PCS_DW9_CH0, _VLV_PCS_DW9_CH1) 313 314 #define _VLV_PCS01_DW9_CH0 0x224 315 #define _VLV_PCS23_DW9_CH0 0x424 316 #define _VLV_PCS01_DW9_CH1 0x2624 317 #define _VLV_PCS23_DW9_CH1 0x2824 318 #define VLV_PCS01_DW9(ch) _PORT(ch, _VLV_PCS01_DW9_CH0, _VLV_PCS01_DW9_CH1) 319 #define VLV_PCS23_DW9(ch) _PORT(ch, _VLV_PCS23_DW9_CH0, _VLV_PCS23_DW9_CH1) 320 321 #define _CHV_PCS_DW10_CH0 0x8228 322 #define _CHV_PCS_DW10_CH1 0x8428 323 #define DPIO_PCS_SWING_CALC_TX0_TX2 (1 << 30) 324 #define DPIO_PCS_SWING_CALC_TX1_TX3 (1 << 31) 325 #define DPIO_PCS_TX2DEEMP_MASK (0xf << 24) 326 #define DPIO_PCS_TX2DEEMP_9P5 (0 << 24) 327 #define DPIO_PCS_TX2DEEMP_6P0 (2 << 24) 328 #define DPIO_PCS_TX1DEEMP_MASK (0xf << 16) 329 #define DPIO_PCS_TX1DEEMP_9P5 (0 << 16) 330 #define DPIO_PCS_TX1DEEMP_6P0 (2 << 16) 331 #define CHV_PCS_DW10(ch) _PORT(ch, _CHV_PCS_DW10_CH0, _CHV_PCS_DW10_CH1) 332 333 #define _VLV_PCS01_DW10_CH0 0x0228 334 #define _VLV_PCS23_DW10_CH0 0x0428 335 #define _VLV_PCS01_DW10_CH1 0x2628 336 #define _VLV_PCS23_DW10_CH1 0x2828 337 #define VLV_PCS01_DW10(port) _PORT(port, _VLV_PCS01_DW10_CH0, _VLV_PCS01_DW10_CH1) 338 #define VLV_PCS23_DW10(port) _PORT(port, _VLV_PCS23_DW10_CH0, _VLV_PCS23_DW10_CH1) 339 340 #define _VLV_PCS_DW11_CH0 0x822c 341 #define _VLV_PCS_DW11_CH1 0x842c 342 #define DPIO_TX2_STAGGER_MASK(x) ((x) << 24) 343 #define DPIO_LANEDESKEW_STRAP_OVRD (1 << 3) 344 #define DPIO_LEFT_TXFIFO_RST_MASTER (1 << 1) 345 #define DPIO_RIGHT_TXFIFO_RST_MASTER (1 << 0) 346 #define VLV_PCS_DW11(ch) _PORT(ch, _VLV_PCS_DW11_CH0, _VLV_PCS_DW11_CH1) 347 348 #define _VLV_PCS01_DW11_CH0 0x022c 349 #define _VLV_PCS23_DW11_CH0 0x042c 350 #define _VLV_PCS01_DW11_CH1 0x262c 351 #define _VLV_PCS23_DW11_CH1 0x282c 352 #define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1) 353 #define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1) 354 355 #define _VLV_PCS01_DW12_CH0 0x0230 356 #define _VLV_PCS23_DW12_CH0 0x0430 357 #define _VLV_PCS01_DW12_CH1 0x2630 358 #define _VLV_PCS23_DW12_CH1 0x2830 359 #define VLV_PCS01_DW12(ch) _PORT(ch, _VLV_PCS01_DW12_CH0, _VLV_PCS01_DW12_CH1) 360 #define VLV_PCS23_DW12(ch) _PORT(ch, _VLV_PCS23_DW12_CH0, _VLV_PCS23_DW12_CH1) 361 362 #define _VLV_PCS_DW12_CH0 0x8230 363 #define _VLV_PCS_DW12_CH1 0x8430 364 #define DPIO_TX2_STAGGER_MULT(x) ((x) << 20) 365 #define DPIO_TX1_STAGGER_MULT(x) ((x) << 16) 366 #define DPIO_TX1_STAGGER_MASK(x) ((x) << 8) 367 #define DPIO_LANESTAGGER_STRAP_OVRD (1 << 6) 368 #define DPIO_LANESTAGGER_STRAP(x) ((x) << 0) 369 #define VLV_PCS_DW12(ch) _PORT(ch, _VLV_PCS_DW12_CH0, _VLV_PCS_DW12_CH1) 370 371 #define _VLV_PCS_DW14_CH0 0x8238 372 #define _VLV_PCS_DW14_CH1 0x8438 373 #define VLV_PCS_DW14(ch) _PORT(ch, _VLV_PCS_DW14_CH0, _VLV_PCS_DW14_CH1) 374 375 #define _VLV_PCS_DW23_CH0 0x825c 376 #define _VLV_PCS_DW23_CH1 0x845c 377 #define VLV_PCS_DW23(ch) _PORT(ch, _VLV_PCS_DW23_CH0, _VLV_PCS_DW23_CH1) 378 379 #define _VLV_TX_DW2_CH0 0x8288 380 #define _VLV_TX_DW2_CH1 0x8488 381 #define DPIO_SWING_MARGIN000_SHIFT 16 382 #define DPIO_SWING_MARGIN000_MASK (0xff << DPIO_SWING_MARGIN000_SHIFT) 383 #define DPIO_UNIQ_TRANS_SCALE_SHIFT 8 384 #define VLV_TX_DW2(ch) _PORT(ch, _VLV_TX_DW2_CH0, _VLV_TX_DW2_CH1) 385 386 #define _VLV_TX_DW3_CH0 0x828c 387 #define _VLV_TX_DW3_CH1 0x848c 388 /* The following bit for CHV phy */ 389 #define DPIO_TX_UNIQ_TRANS_SCALE_EN (1 << 27) 390 #define DPIO_SWING_MARGIN101_SHIFT 16 391 #define DPIO_SWING_MARGIN101_MASK (0xff << DPIO_SWING_MARGIN101_SHIFT) 392 #define VLV_TX_DW3(ch) _PORT(ch, _VLV_TX_DW3_CH0, _VLV_TX_DW3_CH1) 393 394 #define _VLV_TX_DW4_CH0 0x8290 395 #define _VLV_TX_DW4_CH1 0x8490 396 #define DPIO_SWING_DEEMPH9P5_SHIFT 24 397 #define DPIO_SWING_DEEMPH9P5_MASK (0xff << DPIO_SWING_DEEMPH9P5_SHIFT) 398 #define DPIO_SWING_DEEMPH6P0_SHIFT 16 399 #define DPIO_SWING_DEEMPH6P0_MASK (0xff << DPIO_SWING_DEEMPH6P0_SHIFT) 400 #define VLV_TX_DW4(ch) _PORT(ch, _VLV_TX_DW4_CH0, _VLV_TX_DW4_CH1) 401 402 #define _VLV_TX3_DW4_CH0 0x690 403 #define _VLV_TX3_DW4_CH1 0x2a90 404 #define VLV_TX3_DW4(ch) _PORT(ch, _VLV_TX3_DW4_CH0, _VLV_TX3_DW4_CH1) 405 406 #define _VLV_TX_DW5_CH0 0x8294 407 #define _VLV_TX_DW5_CH1 0x8494 408 #define DPIO_TX_OCALINIT_EN (1 << 31) 409 #define VLV_TX_DW5(ch) _PORT(ch, _VLV_TX_DW5_CH0, _VLV_TX_DW5_CH1) 410 411 #define _VLV_TX_DW11_CH0 0x82ac 412 #define _VLV_TX_DW11_CH1 0x84ac 413 #define VLV_TX_DW11(ch) _PORT(ch, _VLV_TX_DW11_CH0, _VLV_TX_DW11_CH1) 414 415 #define _VLV_TX_DW14_CH0 0x82b8 416 #define _VLV_TX_DW14_CH1 0x84b8 417 #define VLV_TX_DW14(ch) _PORT(ch, _VLV_TX_DW14_CH0, _VLV_TX_DW14_CH1) 418 419 /* CHV dpPhy registers */ 420 #define _CHV_PLL_DW0_CH0 0x8000 421 #define _CHV_PLL_DW0_CH1 0x8180 422 #define CHV_PLL_DW0(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1) 423 424 #define _CHV_PLL_DW1_CH0 0x8004 425 #define _CHV_PLL_DW1_CH1 0x8184 426 #define DPIO_CHV_N_DIV_SHIFT 8 427 #define DPIO_CHV_M1_DIV_BY_2 (0 << 0) 428 #define CHV_PLL_DW1(ch) _PIPE(ch, _CHV_PLL_DW1_CH0, _CHV_PLL_DW1_CH1) 429 430 #define _CHV_PLL_DW2_CH0 0x8008 431 #define _CHV_PLL_DW2_CH1 0x8188 432 #define CHV_PLL_DW2(ch) _PIPE(ch, _CHV_PLL_DW2_CH0, _CHV_PLL_DW2_CH1) 433 434 #define _CHV_PLL_DW3_CH0 0x800c 435 #define _CHV_PLL_DW3_CH1 0x818c 436 #define DPIO_CHV_FRAC_DIV_EN (1 << 16) 437 #define DPIO_CHV_FIRST_MOD (0 << 8) 438 #define DPIO_CHV_SECOND_MOD (1 << 8) 439 #define DPIO_CHV_FEEDFWD_GAIN_SHIFT 0 440 #define DPIO_CHV_FEEDFWD_GAIN_MASK (0xF << 0) 441 #define CHV_PLL_DW3(ch) _PIPE(ch, _CHV_PLL_DW3_CH0, _CHV_PLL_DW3_CH1) 442 443 #define _CHV_PLL_DW6_CH0 0x8018 444 #define _CHV_PLL_DW6_CH1 0x8198 445 #define DPIO_CHV_GAIN_CTRL_SHIFT 16 446 #define DPIO_CHV_INT_COEFF_SHIFT 8 447 #define DPIO_CHV_PROP_COEFF_SHIFT 0 448 #define CHV_PLL_DW6(ch) _PIPE(ch, _CHV_PLL_DW6_CH0, _CHV_PLL_DW6_CH1) 449 450 #define _CHV_PLL_DW8_CH0 0x8020 451 #define _CHV_PLL_DW8_CH1 0x81A0 452 #define DPIO_CHV_TDC_TARGET_CNT_SHIFT 0 453 #define DPIO_CHV_TDC_TARGET_CNT_MASK (0x3FF << 0) 454 #define CHV_PLL_DW8(ch) _PIPE(ch, _CHV_PLL_DW8_CH0, _CHV_PLL_DW8_CH1) 455 456 #define _CHV_PLL_DW9_CH0 0x8024 457 #define _CHV_PLL_DW9_CH1 0x81A4 458 #define DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT 1 /* 3 bits */ 459 #define DPIO_CHV_INT_LOCK_THRESHOLD_MASK (7 << 1) 460 #define DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE 1 /* 1: coarse & 0 : fine */ 461 #define CHV_PLL_DW9(ch) _PIPE(ch, _CHV_PLL_DW9_CH0, _CHV_PLL_DW9_CH1) 462 463 #define _CHV_CMN_DW0_CH0 0x8100 464 #define DPIO_ALLDL_POWERDOWN_SHIFT_CH0 19 465 #define DPIO_ANYDL_POWERDOWN_SHIFT_CH0 18 466 #define DPIO_ALLDL_POWERDOWN (1 << 1) 467 #define DPIO_ANYDL_POWERDOWN (1 << 0) 468 469 #define _CHV_CMN_DW5_CH0 0x8114 470 #define CHV_BUFRIGHTENA1_DISABLE (0 << 20) 471 #define CHV_BUFRIGHTENA1_NORMAL (1 << 20) 472 #define CHV_BUFRIGHTENA1_FORCE (3 << 20) 473 #define CHV_BUFRIGHTENA1_MASK (3 << 20) 474 #define CHV_BUFLEFTENA1_DISABLE (0 << 22) 475 #define CHV_BUFLEFTENA1_NORMAL (1 << 22) 476 #define CHV_BUFLEFTENA1_FORCE (3 << 22) 477 #define CHV_BUFLEFTENA1_MASK (3 << 22) 478 479 #define _CHV_CMN_DW13_CH0 0x8134 480 #define _CHV_CMN_DW0_CH1 0x8080 481 #define DPIO_CHV_S1_DIV_SHIFT 21 482 #define DPIO_CHV_P1_DIV_SHIFT 13 /* 3 bits */ 483 #define DPIO_CHV_P2_DIV_SHIFT 8 /* 5 bits */ 484 #define DPIO_CHV_K_DIV_SHIFT 4 485 #define DPIO_PLL_FREQLOCK (1 << 1) 486 #define DPIO_PLL_LOCK (1 << 0) 487 #define CHV_CMN_DW13(ch) _PIPE(ch, _CHV_CMN_DW13_CH0, _CHV_CMN_DW0_CH1) 488 489 #define _CHV_CMN_DW14_CH0 0x8138 490 #define _CHV_CMN_DW1_CH1 0x8084 491 #define DPIO_AFC_RECAL (1 << 14) 492 #define DPIO_DCLKP_EN (1 << 13) 493 #define CHV_BUFLEFTENA2_DISABLE (0 << 17) /* CL2 DW1 only */ 494 #define CHV_BUFLEFTENA2_NORMAL (1 << 17) /* CL2 DW1 only */ 495 #define CHV_BUFLEFTENA2_FORCE (3 << 17) /* CL2 DW1 only */ 496 #define CHV_BUFLEFTENA2_MASK (3 << 17) /* CL2 DW1 only */ 497 #define CHV_BUFRIGHTENA2_DISABLE (0 << 19) /* CL2 DW1 only */ 498 #define CHV_BUFRIGHTENA2_NORMAL (1 << 19) /* CL2 DW1 only */ 499 #define CHV_BUFRIGHTENA2_FORCE (3 << 19) /* CL2 DW1 only */ 500 #define CHV_BUFRIGHTENA2_MASK (3 << 19) /* CL2 DW1 only */ 501 #define CHV_CMN_DW14(ch) _PIPE(ch, _CHV_CMN_DW14_CH0, _CHV_CMN_DW1_CH1) 502 503 #define _CHV_CMN_DW19_CH0 0x814c 504 #define _CHV_CMN_DW6_CH1 0x8098 505 #define DPIO_ALLDL_POWERDOWN_SHIFT_CH1 30 /* CL2 DW6 only */ 506 #define DPIO_ANYDL_POWERDOWN_SHIFT_CH1 29 /* CL2 DW6 only */ 507 #define DPIO_DYNPWRDOWNEN_CH1 (1 << 28) /* CL2 DW6 only */ 508 #define CHV_CMN_USEDCLKCHANNEL (1 << 13) 509 510 #define CHV_CMN_DW19(ch) _PIPE(ch, _CHV_CMN_DW19_CH0, _CHV_CMN_DW6_CH1) 511 512 #define CHV_CMN_DW28 0x8170 513 #define DPIO_CL1POWERDOWNEN (1 << 23) 514 #define DPIO_DYNPWRDOWNEN_CH0 (1 << 22) 515 #define DPIO_SUS_CLK_CONFIG_ON (0 << 0) 516 #define DPIO_SUS_CLK_CONFIG_CLKREQ (1 << 0) 517 #define DPIO_SUS_CLK_CONFIG_GATE (2 << 0) 518 #define DPIO_SUS_CLK_CONFIG_GATE_CLKREQ (3 << 0) 519 520 #define CHV_CMN_DW30 0x8178 521 #define DPIO_CL2_LDOFUSE_PWRENB (1 << 6) 522 #define DPIO_LRC_BYPASS (1 << 3) 523 524 #define _TXLANE(ch, lane, offset) ((ch ? 0x2400 : 0) + \ 525 (lane) * 0x200 + (offset)) 526 527 #define CHV_TX_DW0(ch, lane) _TXLANE(ch, lane, 0x80) 528 #define CHV_TX_DW1(ch, lane) _TXLANE(ch, lane, 0x84) 529 #define CHV_TX_DW2(ch, lane) _TXLANE(ch, lane, 0x88) 530 #define CHV_TX_DW3(ch, lane) _TXLANE(ch, lane, 0x8c) 531 #define CHV_TX_DW4(ch, lane) _TXLANE(ch, lane, 0x90) 532 #define CHV_TX_DW5(ch, lane) _TXLANE(ch, lane, 0x94) 533 #define CHV_TX_DW6(ch, lane) _TXLANE(ch, lane, 0x98) 534 #define CHV_TX_DW7(ch, lane) _TXLANE(ch, lane, 0x9c) 535 #define CHV_TX_DW8(ch, lane) _TXLANE(ch, lane, 0xa0) 536 #define CHV_TX_DW9(ch, lane) _TXLANE(ch, lane, 0xa4) 537 #define CHV_TX_DW10(ch, lane) _TXLANE(ch, lane, 0xa8) 538 #define CHV_TX_DW11(ch, lane) _TXLANE(ch, lane, 0xac) 539 #define DPIO_FRC_LATENCY_SHFIT 8 540 #define CHV_TX_DW14(ch, lane) _TXLANE(ch, lane, 0xb8) 541 #define DPIO_UPAR_SHIFT 30 542 543 /* BXT PHY registers */ 544 #define _BXT_PHY0_BASE 0x6C000 545 #define _BXT_PHY1_BASE 0x162000 546 #define _BXT_PHY2_BASE 0x163000 547 #define BXT_PHY_BASE(phy) \ 548 _PICK_EVEN_2RANGES(phy, 1, \ 549 _BXT_PHY0_BASE, _BXT_PHY0_BASE, \ 550 _BXT_PHY1_BASE, _BXT_PHY2_BASE) 551 552 #define _BXT_PHY(phy, reg) \ 553 _MMIO(BXT_PHY_BASE(phy) - _BXT_PHY0_BASE + (reg)) 554 555 #define _BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ 556 (BXT_PHY_BASE(phy) + _PIPE((ch), (reg_ch0) - _BXT_PHY0_BASE, \ 557 (reg_ch1) - _BXT_PHY0_BASE)) 558 #define _MMIO_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ 559 _MMIO(_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1)) 560 561 #define BXT_P_CR_GT_DISP_PWRON _MMIO(0x138090) 562 #define MIPIO_RST_CTRL (1 << 2) 563 564 #define _BXT_PHY_CTL_DDI_A 0x64C00 565 #define _BXT_PHY_CTL_DDI_B 0x64C10 566 #define _BXT_PHY_CTL_DDI_C 0x64C20 567 #define BXT_PHY_CMNLANE_POWERDOWN_ACK (1 << 10) 568 #define BXT_PHY_LANE_POWERDOWN_ACK (1 << 9) 569 #define BXT_PHY_LANE_ENABLED (1 << 8) 570 #define BXT_PHY_CTL(port) _MMIO_PORT(port, _BXT_PHY_CTL_DDI_A, \ 571 _BXT_PHY_CTL_DDI_B) 572 573 #define _PHY_CTL_FAMILY_DDI 0x64C90 574 #define _PHY_CTL_FAMILY_EDP 0x64C80 575 #define _PHY_CTL_FAMILY_DDI_C 0x64CA0 576 #define COMMON_RESET_DIS (1 << 31) 577 #define BXT_PHY_CTL_FAMILY(phy) \ 578 _MMIO(_PICK_EVEN_2RANGES(phy, 1, \ 579 _PHY_CTL_FAMILY_DDI, _PHY_CTL_FAMILY_DDI, \ 580 _PHY_CTL_FAMILY_EDP, _PHY_CTL_FAMILY_DDI_C)) 581 582 /* BXT PHY PLL registers */ 583 #define _PORT_PLL_A 0x46074 584 #define _PORT_PLL_B 0x46078 585 #define _PORT_PLL_C 0x4607c 586 #define PORT_PLL_ENABLE REG_BIT(31) 587 #define PORT_PLL_LOCK REG_BIT(30) 588 #define PORT_PLL_REF_SEL REG_BIT(27) 589 #define PORT_PLL_POWER_ENABLE REG_BIT(26) 590 #define PORT_PLL_POWER_STATE REG_BIT(25) 591 #define BXT_PORT_PLL_ENABLE(port) _MMIO_PORT(port, _PORT_PLL_A, _PORT_PLL_B) 592 593 #define _PORT_PLL_EBB_0_A 0x162034 594 #define _PORT_PLL_EBB_0_B 0x6C034 595 #define _PORT_PLL_EBB_0_C 0x6C340 596 #define PORT_PLL_P1_MASK REG_GENMASK(15, 13) 597 #define PORT_PLL_P1(p1) REG_FIELD_PREP(PORT_PLL_P1_MASK, (p1)) 598 #define PORT_PLL_P2_MASK REG_GENMASK(12, 8) 599 #define PORT_PLL_P2(p2) REG_FIELD_PREP(PORT_PLL_P2_MASK, (p2)) 600 #define BXT_PORT_PLL_EBB_0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 601 _PORT_PLL_EBB_0_B, \ 602 _PORT_PLL_EBB_0_C) 603 604 #define _PORT_PLL_EBB_4_A 0x162038 605 #define _PORT_PLL_EBB_4_B 0x6C038 606 #define _PORT_PLL_EBB_4_C 0x6C344 607 #define PORT_PLL_RECALIBRATE REG_BIT(14) 608 #define PORT_PLL_10BIT_CLK_ENABLE REG_BIT(13) 609 #define BXT_PORT_PLL_EBB_4(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 610 _PORT_PLL_EBB_4_B, \ 611 _PORT_PLL_EBB_4_C) 612 613 #define _PORT_PLL_0_A 0x162100 614 #define _PORT_PLL_0_B 0x6C100 615 #define _PORT_PLL_0_C 0x6C380 616 /* PORT_PLL_0_A */ 617 #define PORT_PLL_M2_INT_MASK REG_GENMASK(7, 0) 618 #define PORT_PLL_M2_INT(m2_int) REG_FIELD_PREP(PORT_PLL_M2_INT_MASK, (m2_int)) 619 /* PORT_PLL_1_A */ 620 #define PORT_PLL_N_MASK REG_GENMASK(11, 8) 621 #define PORT_PLL_N(n) REG_FIELD_PREP(PORT_PLL_N_MASK, (n)) 622 /* PORT_PLL_2_A */ 623 #define PORT_PLL_M2_FRAC_MASK REG_GENMASK(21, 0) 624 #define PORT_PLL_M2_FRAC(m2_frac) REG_FIELD_PREP(PORT_PLL_M2_FRAC_MASK, (m2_frac)) 625 /* PORT_PLL_3_A */ 626 #define PORT_PLL_M2_FRAC_ENABLE REG_BIT(16) 627 /* PORT_PLL_6_A */ 628 #define PORT_PLL_GAIN_CTL_MASK REG_GENMASK(18, 16) 629 #define PORT_PLL_GAIN_CTL(x) REG_FIELD_PREP(PORT_PLL_GAIN_CTL_MASK, (x)) 630 #define PORT_PLL_INT_COEFF_MASK REG_GENMASK(12, 8) 631 #define PORT_PLL_INT_COEFF(x) REG_FIELD_PREP(PORT_PLL_INT_COEFF_MASK, (x)) 632 #define PORT_PLL_PROP_COEFF_MASK REG_GENMASK(3, 0) 633 #define PORT_PLL_PROP_COEFF(x) REG_FIELD_PREP(PORT_PLL_PROP_COEFF_MASK, (x)) 634 /* PORT_PLL_8_A */ 635 #define PORT_PLL_TARGET_CNT_MASK REG_GENMASK(9, 0) 636 #define PORT_PLL_TARGET_CNT(x) REG_FIELD_PREP(PORT_PLL_TARGET_CNT_MASK, (x)) 637 /* PORT_PLL_9_A */ 638 #define PORT_PLL_LOCK_THRESHOLD_MASK REG_GENMASK(3, 1) 639 #define PORT_PLL_LOCK_THRESHOLD(x) REG_FIELD_PREP(PORT_PLL_LOCK_THRESHOLD_MASK, (x)) 640 /* PORT_PLL_10_A */ 641 #define PORT_PLL_DCO_AMP_OVR_EN_H REG_BIT(27) 642 #define PORT_PLL_DCO_AMP_MASK REG_GENMASK(13, 10) 643 #define PORT_PLL_DCO_AMP(x) REG_FIELD_PREP(PORT_PLL_DCO_AMP_MASK, (x)) 644 #define _PORT_PLL_BASE(phy, ch) _BXT_PHY_CH(phy, ch, \ 645 _PORT_PLL_0_B, \ 646 _PORT_PLL_0_C) 647 #define BXT_PORT_PLL(phy, ch, idx) _MMIO(_PORT_PLL_BASE(phy, ch) + \ 648 (idx) * 4) 649 650 /* BXT PHY common lane registers */ 651 #define _PORT_CL1CM_DW0_A 0x162000 652 #define _PORT_CL1CM_DW0_BC 0x6C000 653 #define PHY_POWER_GOOD (1 << 16) 654 #define PHY_RESERVED (1 << 7) 655 #define BXT_PORT_CL1CM_DW0(phy) _BXT_PHY((phy), _PORT_CL1CM_DW0_BC) 656 657 #define _PORT_CL1CM_DW9_A 0x162024 658 #define _PORT_CL1CM_DW9_BC 0x6C024 659 #define IREF0RC_OFFSET_SHIFT 8 660 #define IREF0RC_OFFSET_MASK (0xFF << IREF0RC_OFFSET_SHIFT) 661 #define BXT_PORT_CL1CM_DW9(phy) _BXT_PHY((phy), _PORT_CL1CM_DW9_BC) 662 663 #define _PORT_CL1CM_DW10_A 0x162028 664 #define _PORT_CL1CM_DW10_BC 0x6C028 665 #define IREF1RC_OFFSET_SHIFT 8 666 #define IREF1RC_OFFSET_MASK (0xFF << IREF1RC_OFFSET_SHIFT) 667 #define BXT_PORT_CL1CM_DW10(phy) _BXT_PHY((phy), _PORT_CL1CM_DW10_BC) 668 669 #define _PORT_CL1CM_DW28_A 0x162070 670 #define _PORT_CL1CM_DW28_BC 0x6C070 671 #define OCL1_POWER_DOWN_EN (1 << 23) 672 #define DW28_OLDO_DYN_PWR_DOWN_EN (1 << 22) 673 #define SUS_CLK_CONFIG 0x3 674 #define BXT_PORT_CL1CM_DW28(phy) _BXT_PHY((phy), _PORT_CL1CM_DW28_BC) 675 676 #define _PORT_CL1CM_DW30_A 0x162078 677 #define _PORT_CL1CM_DW30_BC 0x6C078 678 #define OCL2_LDOFUSE_PWR_DIS (1 << 6) 679 #define BXT_PORT_CL1CM_DW30(phy) _BXT_PHY((phy), _PORT_CL1CM_DW30_BC) 680 681 /* The spec defines this only for BXT PHY0, but lets assume that this 682 * would exist for PHY1 too if it had a second channel. 683 */ 684 #define _PORT_CL2CM_DW6_A 0x162358 685 #define _PORT_CL2CM_DW6_BC 0x6C358 686 #define BXT_PORT_CL2CM_DW6(phy) _BXT_PHY((phy), _PORT_CL2CM_DW6_BC) 687 #define DW6_OLDO_DYN_PWR_DOWN_EN (1 << 28) 688 689 /* BXT PHY Ref registers */ 690 #define _PORT_REF_DW3_A 0x16218C 691 #define _PORT_REF_DW3_BC 0x6C18C 692 #define GRC_DONE (1 << 22) 693 #define BXT_PORT_REF_DW3(phy) _BXT_PHY((phy), _PORT_REF_DW3_BC) 694 695 #define _PORT_REF_DW6_A 0x162198 696 #define _PORT_REF_DW6_BC 0x6C198 697 #define GRC_CODE_SHIFT 24 698 #define GRC_CODE_MASK (0xFF << GRC_CODE_SHIFT) 699 #define GRC_CODE_FAST_SHIFT 16 700 #define GRC_CODE_FAST_MASK (0xFF << GRC_CODE_FAST_SHIFT) 701 #define GRC_CODE_SLOW_SHIFT 8 702 #define GRC_CODE_SLOW_MASK (0xFF << GRC_CODE_SLOW_SHIFT) 703 #define GRC_CODE_NOM_MASK 0xFF 704 #define BXT_PORT_REF_DW6(phy) _BXT_PHY((phy), _PORT_REF_DW6_BC) 705 706 #define _PORT_REF_DW8_A 0x1621A0 707 #define _PORT_REF_DW8_BC 0x6C1A0 708 #define GRC_DIS (1 << 15) 709 #define GRC_RDY_OVRD (1 << 1) 710 #define BXT_PORT_REF_DW8(phy) _BXT_PHY((phy), _PORT_REF_DW8_BC) 711 712 /* BXT PHY PCS registers */ 713 #define _PORT_PCS_DW10_LN01_A 0x162428 714 #define _PORT_PCS_DW10_LN01_B 0x6C428 715 #define _PORT_PCS_DW10_LN01_C 0x6C828 716 #define _PORT_PCS_DW10_GRP_A 0x162C28 717 #define _PORT_PCS_DW10_GRP_B 0x6CC28 718 #define _PORT_PCS_DW10_GRP_C 0x6CE28 719 #define BXT_PORT_PCS_DW10_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 720 _PORT_PCS_DW10_LN01_B, \ 721 _PORT_PCS_DW10_LN01_C) 722 #define BXT_PORT_PCS_DW10_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 723 _PORT_PCS_DW10_GRP_B, \ 724 _PORT_PCS_DW10_GRP_C) 725 726 #define TX2_SWING_CALC_INIT (1 << 31) 727 #define TX1_SWING_CALC_INIT (1 << 30) 728 729 #define _PORT_PCS_DW12_LN01_A 0x162430 730 #define _PORT_PCS_DW12_LN01_B 0x6C430 731 #define _PORT_PCS_DW12_LN01_C 0x6C830 732 #define _PORT_PCS_DW12_LN23_A 0x162630 733 #define _PORT_PCS_DW12_LN23_B 0x6C630 734 #define _PORT_PCS_DW12_LN23_C 0x6CA30 735 #define _PORT_PCS_DW12_GRP_A 0x162c30 736 #define _PORT_PCS_DW12_GRP_B 0x6CC30 737 #define _PORT_PCS_DW12_GRP_C 0x6CE30 738 #define LANESTAGGER_STRAP_OVRD (1 << 6) 739 #define LANE_STAGGER_MASK 0x1F 740 #define BXT_PORT_PCS_DW12_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 741 _PORT_PCS_DW12_LN01_B, \ 742 _PORT_PCS_DW12_LN01_C) 743 #define BXT_PORT_PCS_DW12_LN23(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 744 _PORT_PCS_DW12_LN23_B, \ 745 _PORT_PCS_DW12_LN23_C) 746 #define BXT_PORT_PCS_DW12_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 747 _PORT_PCS_DW12_GRP_B, \ 748 _PORT_PCS_DW12_GRP_C) 749 750 /* BXT PHY TX registers */ 751 #define _BXT_LANE_OFFSET(lane) (((lane) >> 1) * 0x200 + \ 752 ((lane) & 1) * 0x80) 753 754 #define _PORT_TX_DW2_LN0_A 0x162508 755 #define _PORT_TX_DW2_LN0_B 0x6C508 756 #define _PORT_TX_DW2_LN0_C 0x6C908 757 #define _PORT_TX_DW2_GRP_A 0x162D08 758 #define _PORT_TX_DW2_GRP_B 0x6CD08 759 #define _PORT_TX_DW2_GRP_C 0x6CF08 760 #define BXT_PORT_TX_DW2_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 761 _PORT_TX_DW2_LN0_B, \ 762 _PORT_TX_DW2_LN0_C) 763 #define BXT_PORT_TX_DW2_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 764 _PORT_TX_DW2_GRP_B, \ 765 _PORT_TX_DW2_GRP_C) 766 #define MARGIN_000_SHIFT 16 767 #define MARGIN_000 (0xFF << MARGIN_000_SHIFT) 768 #define UNIQ_TRANS_SCALE_SHIFT 8 769 #define UNIQ_TRANS_SCALE (0xFF << UNIQ_TRANS_SCALE_SHIFT) 770 771 #define _PORT_TX_DW3_LN0_A 0x16250C 772 #define _PORT_TX_DW3_LN0_B 0x6C50C 773 #define _PORT_TX_DW3_LN0_C 0x6C90C 774 #define _PORT_TX_DW3_GRP_A 0x162D0C 775 #define _PORT_TX_DW3_GRP_B 0x6CD0C 776 #define _PORT_TX_DW3_GRP_C 0x6CF0C 777 #define BXT_PORT_TX_DW3_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 778 _PORT_TX_DW3_LN0_B, \ 779 _PORT_TX_DW3_LN0_C) 780 #define BXT_PORT_TX_DW3_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 781 _PORT_TX_DW3_GRP_B, \ 782 _PORT_TX_DW3_GRP_C) 783 #define SCALE_DCOMP_METHOD (1 << 26) 784 #define UNIQUE_TRANGE_EN_METHOD (1 << 27) 785 786 #define _PORT_TX_DW4_LN0_A 0x162510 787 #define _PORT_TX_DW4_LN0_B 0x6C510 788 #define _PORT_TX_DW4_LN0_C 0x6C910 789 #define _PORT_TX_DW4_GRP_A 0x162D10 790 #define _PORT_TX_DW4_GRP_B 0x6CD10 791 #define _PORT_TX_DW4_GRP_C 0x6CF10 792 #define BXT_PORT_TX_DW4_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 793 _PORT_TX_DW4_LN0_B, \ 794 _PORT_TX_DW4_LN0_C) 795 #define BXT_PORT_TX_DW4_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 796 _PORT_TX_DW4_GRP_B, \ 797 _PORT_TX_DW4_GRP_C) 798 #define DEEMPH_SHIFT 24 799 #define DE_EMPHASIS (0xFF << DEEMPH_SHIFT) 800 801 #define _PORT_TX_DW5_LN0_A 0x162514 802 #define _PORT_TX_DW5_LN0_B 0x6C514 803 #define _PORT_TX_DW5_LN0_C 0x6C914 804 #define _PORT_TX_DW5_GRP_A 0x162D14 805 #define _PORT_TX_DW5_GRP_B 0x6CD14 806 #define _PORT_TX_DW5_GRP_C 0x6CF14 807 #define BXT_PORT_TX_DW5_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 808 _PORT_TX_DW5_LN0_B, \ 809 _PORT_TX_DW5_LN0_C) 810 #define BXT_PORT_TX_DW5_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ 811 _PORT_TX_DW5_GRP_B, \ 812 _PORT_TX_DW5_GRP_C) 813 #define DCC_DELAY_RANGE_1 (1 << 9) 814 #define DCC_DELAY_RANGE_2 (1 << 8) 815 816 #define _PORT_TX_DW14_LN0_A 0x162538 817 #define _PORT_TX_DW14_LN0_B 0x6C538 818 #define _PORT_TX_DW14_LN0_C 0x6C938 819 #define LATENCY_OPTIM_SHIFT 30 820 #define LATENCY_OPTIM (1 << LATENCY_OPTIM_SHIFT) 821 #define BXT_PORT_TX_DW14_LN(phy, ch, lane) \ 822 _MMIO(_BXT_PHY_CH(phy, ch, _PORT_TX_DW14_LN0_B, \ 823 _PORT_TX_DW14_LN0_C) + \ 824 _BXT_LANE_OFFSET(lane)) 825 826 /* UAIMI scratch pad register 1 */ 827 #define UAIMI_SPR1 _MMIO(0x4F074) 828 /* SKL VccIO mask */ 829 #define SKL_VCCIO_MASK 0x1 830 /* SKL balance leg register */ 831 #define DISPIO_CR_TX_BMU_CR0 _MMIO(0x6C00C) 832 /* I_boost values */ 833 #define BALANCE_LEG_SHIFT(port) (8 + 3 * (port)) 834 #define BALANCE_LEG_MASK(port) (7 << (8 + 3 * (port))) 835 /* Balance leg disable bits */ 836 #define BALANCE_LEG_DISABLE_SHIFT 23 837 #define BALANCE_LEG_DISABLE(port) (1 << (23 + (port))) 838 839 /* 840 * Fence registers 841 * [0-7] @ 0x2000 gen2,gen3 842 * [8-15] @ 0x3000 945,g33,pnv 843 * 844 * [0-15] @ 0x3000 gen4,gen5 845 * 846 * [0-15] @ 0x100000 gen6,vlv,chv 847 * [0-31] @ 0x100000 gen7+ 848 */ 849 #define FENCE_REG(i) _MMIO(0x2000 + (((i) & 8) << 9) + ((i) & 7) * 4) 850 #define I830_FENCE_START_MASK 0x07f80000 851 #define I830_FENCE_TILING_Y_SHIFT 12 852 #define I830_FENCE_SIZE_BITS(size) ((ffs((size) >> 19) - 1) << 8) 853 #define I830_FENCE_PITCH_SHIFT 4 854 #define I830_FENCE_REG_VALID (1 << 0) 855 #define I915_FENCE_MAX_PITCH_VAL 4 856 #define I830_FENCE_MAX_PITCH_VAL 6 857 #define I830_FENCE_MAX_SIZE_VAL (1 << 8) 858 859 #define I915_FENCE_START_MASK 0x0ff00000 860 #define I915_FENCE_SIZE_BITS(size) ((ffs((size) >> 20) - 1) << 8) 861 862 #define FENCE_REG_965_LO(i) _MMIO(0x03000 + (i) * 8) 863 #define FENCE_REG_965_HI(i) _MMIO(0x03000 + (i) * 8 + 4) 864 #define I965_FENCE_PITCH_SHIFT 2 865 #define I965_FENCE_TILING_Y_SHIFT 1 866 #define I965_FENCE_REG_VALID (1 << 0) 867 #define I965_FENCE_MAX_PITCH_VAL 0x0400 868 869 #define FENCE_REG_GEN6_LO(i) _MMIO(0x100000 + (i) * 8) 870 #define FENCE_REG_GEN6_HI(i) _MMIO(0x100000 + (i) * 8 + 4) 871 #define GEN6_FENCE_PITCH_SHIFT 32 872 #define GEN7_FENCE_MAX_PITCH_VAL 0x0800 873 874 875 /* control register for cpu gtt access */ 876 #define TILECTL _MMIO(0x101000) 877 #define TILECTL_SWZCTL (1 << 0) 878 #define TILECTL_TLBPF (1 << 1) 879 #define TILECTL_TLB_PREFETCH_DIS (1 << 2) 880 #define TILECTL_BACKSNOOP_DIS (1 << 3) 881 882 /* 883 * Instruction and interrupt control regs 884 */ 885 #define PGTBL_CTL _MMIO(0x02020) 886 #define PGTBL_ADDRESS_LO_MASK 0xfffff000 /* bits [31:12] */ 887 #define PGTBL_ADDRESS_HI_MASK 0x000000f0 /* bits [35:32] (gen4) */ 888 #define PGTBL_ER _MMIO(0x02024) 889 #define PRB0_BASE (0x2030 - 0x30) 890 #define PRB1_BASE (0x2040 - 0x30) /* 830,gen3 */ 891 #define PRB2_BASE (0x2050 - 0x30) /* gen3 */ 892 #define SRB0_BASE (0x2100 - 0x30) /* gen2 */ 893 #define SRB1_BASE (0x2110 - 0x30) /* gen2 */ 894 #define SRB2_BASE (0x2120 - 0x30) /* 830 */ 895 #define SRB3_BASE (0x2130 - 0x30) /* 830 */ 896 #define RENDER_RING_BASE 0x02000 897 #define BSD_RING_BASE 0x04000 898 #define GEN6_BSD_RING_BASE 0x12000 899 #define GEN8_BSD2_RING_BASE 0x1c000 900 #define GEN11_BSD_RING_BASE 0x1c0000 901 #define GEN11_BSD2_RING_BASE 0x1c4000 902 #define GEN11_BSD3_RING_BASE 0x1d0000 903 #define GEN11_BSD4_RING_BASE 0x1d4000 904 #define XEHP_BSD5_RING_BASE 0x1e0000 905 #define XEHP_BSD6_RING_BASE 0x1e4000 906 #define XEHP_BSD7_RING_BASE 0x1f0000 907 #define XEHP_BSD8_RING_BASE 0x1f4000 908 #define VEBOX_RING_BASE 0x1a000 909 #define GEN11_VEBOX_RING_BASE 0x1c8000 910 #define GEN11_VEBOX2_RING_BASE 0x1d8000 911 #define XEHP_VEBOX3_RING_BASE 0x1e8000 912 #define XEHP_VEBOX4_RING_BASE 0x1f8000 913 #define MTL_GSC_RING_BASE 0x11a000 914 #define GEN12_COMPUTE0_RING_BASE 0x1a000 915 #define GEN12_COMPUTE1_RING_BASE 0x1c000 916 #define GEN12_COMPUTE2_RING_BASE 0x1e000 917 #define GEN12_COMPUTE3_RING_BASE 0x26000 918 #define BLT_RING_BASE 0x22000 919 #define XEHPC_BCS1_RING_BASE 0x3e0000 920 #define XEHPC_BCS2_RING_BASE 0x3e2000 921 #define XEHPC_BCS3_RING_BASE 0x3e4000 922 #define XEHPC_BCS4_RING_BASE 0x3e6000 923 #define XEHPC_BCS5_RING_BASE 0x3e8000 924 #define XEHPC_BCS6_RING_BASE 0x3ea000 925 #define XEHPC_BCS7_RING_BASE 0x3ec000 926 #define XEHPC_BCS8_RING_BASE 0x3ee000 927 #define DG1_GSC_HECI1_BASE 0x00258000 928 #define DG1_GSC_HECI2_BASE 0x00259000 929 #define DG2_GSC_HECI1_BASE 0x00373000 930 #define DG2_GSC_HECI2_BASE 0x00374000 931 #define MTL_GSC_HECI1_BASE 0x00116000 932 #define MTL_GSC_HECI2_BASE 0x00117000 933 934 #define HECI_H_CSR(base) _MMIO((base) + 0x4) 935 #define HECI_H_CSR_IE REG_BIT(0) 936 #define HECI_H_CSR_IS REG_BIT(1) 937 #define HECI_H_CSR_IG REG_BIT(2) 938 #define HECI_H_CSR_RDY REG_BIT(3) 939 #define HECI_H_CSR_RST REG_BIT(4) 940 941 #define HECI_H_GS1(base) _MMIO((base) + 0xc4c) 942 #define HECI_H_GS1_ER_PREP REG_BIT(0) 943 944 #define HSW_GTT_CACHE_EN _MMIO(0x4024) 945 #define GTT_CACHE_EN_ALL 0xF0007FFF 946 #define GEN7_WR_WATERMARK _MMIO(0x4028) 947 #define GEN7_GFX_PRIO_CTRL _MMIO(0x402C) 948 #define ARB_MODE _MMIO(0x4030) 949 #define ARB_MODE_SWIZZLE_SNB (1 << 4) 950 #define ARB_MODE_SWIZZLE_IVB (1 << 5) 951 #define GEN7_GFX_PEND_TLB0 _MMIO(0x4034) 952 #define GEN7_GFX_PEND_TLB1 _MMIO(0x4038) 953 /* L3, CVS, ZTLB, RCC, CASC LRA min, max values */ 954 #define GEN7_LRA_LIMITS(i) _MMIO(0x403C + (i) * 4) 955 #define GEN7_LRA_LIMITS_REG_NUM 13 956 #define GEN7_MEDIA_MAX_REQ_COUNT _MMIO(0x4070) 957 #define GEN7_GFX_MAX_REQ_COUNT _MMIO(0x4074) 958 959 #define GEN7_ERR_INT _MMIO(0x44040) 960 #define ERR_INT_POISON (1 << 31) 961 #define ERR_INT_MMIO_UNCLAIMED (1 << 13) 962 #define ERR_INT_PIPE_CRC_DONE_C (1 << 8) 963 #define ERR_INT_FIFO_UNDERRUN_C (1 << 6) 964 #define ERR_INT_PIPE_CRC_DONE_B (1 << 5) 965 #define ERR_INT_FIFO_UNDERRUN_B (1 << 3) 966 #define ERR_INT_PIPE_CRC_DONE_A (1 << 2) 967 #define ERR_INT_PIPE_CRC_DONE(pipe) (1 << (2 + (pipe) * 3)) 968 #define ERR_INT_FIFO_UNDERRUN_A (1 << 0) 969 #define ERR_INT_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) 970 971 #define FPGA_DBG _MMIO(0x42300) 972 #define FPGA_DBG_RM_NOCLAIM REG_BIT(31) 973 974 #define CLAIM_ER _MMIO(VLV_DISPLAY_BASE + 0x2028) 975 #define CLAIM_ER_CLR REG_BIT(31) 976 #define CLAIM_ER_OVERFLOW REG_BIT(16) 977 #define CLAIM_ER_CTR_MASK REG_GENMASK(15, 0) 978 979 #define DERRMR _MMIO(0x44050) 980 /* Note that HBLANK events are reserved on bdw+ */ 981 #define DERRMR_PIPEA_SCANLINE (1 << 0) 982 #define DERRMR_PIPEA_PRI_FLIP_DONE (1 << 1) 983 #define DERRMR_PIPEA_SPR_FLIP_DONE (1 << 2) 984 #define DERRMR_PIPEA_VBLANK (1 << 3) 985 #define DERRMR_PIPEA_HBLANK (1 << 5) 986 #define DERRMR_PIPEB_SCANLINE (1 << 8) 987 #define DERRMR_PIPEB_PRI_FLIP_DONE (1 << 9) 988 #define DERRMR_PIPEB_SPR_FLIP_DONE (1 << 10) 989 #define DERRMR_PIPEB_VBLANK (1 << 11) 990 #define DERRMR_PIPEB_HBLANK (1 << 13) 991 /* Note that PIPEC is not a simple translation of PIPEA/PIPEB */ 992 #define DERRMR_PIPEC_SCANLINE (1 << 14) 993 #define DERRMR_PIPEC_PRI_FLIP_DONE (1 << 15) 994 #define DERRMR_PIPEC_SPR_FLIP_DONE (1 << 20) 995 #define DERRMR_PIPEC_VBLANK (1 << 21) 996 #define DERRMR_PIPEC_HBLANK (1 << 22) 997 998 #define VLV_GU_CTL0 _MMIO(VLV_DISPLAY_BASE + 0x2030) 999 #define VLV_GU_CTL1 _MMIO(VLV_DISPLAY_BASE + 0x2034) 1000 #define SCPD0 _MMIO(0x209c) /* 915+ only */ 1001 #define SCPD_FBC_IGNORE_3D (1 << 6) 1002 #define CSTATE_RENDER_CLOCK_GATE_DISABLE (1 << 5) 1003 #define GEN2_IER _MMIO(0x20a0) 1004 #define GEN2_IIR _MMIO(0x20a4) 1005 #define GEN2_IMR _MMIO(0x20a8) 1006 #define GEN2_ISR _MMIO(0x20ac) 1007 #define VLV_GUNIT_CLOCK_GATE _MMIO(VLV_DISPLAY_BASE + 0x2060) 1008 #define GINT_DIS (1 << 22) 1009 #define GCFG_DIS (1 << 8) 1010 #define VLV_GUNIT_CLOCK_GATE2 _MMIO(VLV_DISPLAY_BASE + 0x2064) 1011 #define VLV_IIR_RW _MMIO(VLV_DISPLAY_BASE + 0x2084) 1012 #define VLV_IER _MMIO(VLV_DISPLAY_BASE + 0x20a0) 1013 #define VLV_IIR _MMIO(VLV_DISPLAY_BASE + 0x20a4) 1014 #define VLV_IMR _MMIO(VLV_DISPLAY_BASE + 0x20a8) 1015 #define VLV_ISR _MMIO(VLV_DISPLAY_BASE + 0x20ac) 1016 #define VLV_PCBR _MMIO(VLV_DISPLAY_BASE + 0x2120) 1017 #define VLV_PCBR_ADDR_SHIFT 12 1018 1019 #define DISPLAY_PLANE_FLIP_PENDING(plane) (1 << (11 - (plane))) /* A and B only */ 1020 #define EIR _MMIO(0x20b0) 1021 #define EMR _MMIO(0x20b4) 1022 #define ESR _MMIO(0x20b8) 1023 #define GM45_ERROR_PAGE_TABLE (1 << 5) 1024 #define GM45_ERROR_MEM_PRIV (1 << 4) 1025 #define I915_ERROR_PAGE_TABLE (1 << 4) 1026 #define GM45_ERROR_CP_PRIV (1 << 3) 1027 #define I915_ERROR_MEMORY_REFRESH (1 << 1) 1028 #define I915_ERROR_INSTRUCTION (1 << 0) 1029 #define INSTPM _MMIO(0x20c0) 1030 #define INSTPM_SELF_EN (1 << 12) /* 915GM only */ 1031 #define INSTPM_AGPBUSY_INT_EN (1 << 11) /* gen3: when disabled, pending interrupts 1032 will not assert AGPBUSY# and will only 1033 be delivered when out of C3. */ 1034 #define INSTPM_FORCE_ORDERING (1 << 7) /* GEN6+ */ 1035 #define INSTPM_TLB_INVALIDATE (1 << 9) 1036 #define INSTPM_SYNC_FLUSH (1 << 5) 1037 #define MEM_MODE _MMIO(0x20cc) 1038 #define MEM_DISPLAY_B_TRICKLE_FEED_DISABLE (1 << 3) /* 830 only */ 1039 #define MEM_DISPLAY_A_TRICKLE_FEED_DISABLE (1 << 2) /* 830/845 only */ 1040 #define MEM_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) /* 85x only */ 1041 #define FW_BLC _MMIO(0x20d8) 1042 #define FW_BLC2 _MMIO(0x20dc) 1043 #define FW_BLC_SELF _MMIO(0x20e0) /* 915+ only */ 1044 #define FW_BLC_SELF_EN_MASK (1 << 31) 1045 #define FW_BLC_SELF_FIFO_MASK (1 << 16) /* 945 only */ 1046 #define FW_BLC_SELF_EN (1 << 15) /* 945 only */ 1047 #define MM_BURST_LENGTH 0x00700000 1048 #define MM_FIFO_WATERMARK 0x0001F000 1049 #define LM_BURST_LENGTH 0x00000700 1050 #define LM_FIFO_WATERMARK 0x0000001F 1051 #define MI_ARB_STATE _MMIO(0x20e4) /* 915+ only */ 1052 1053 #define _MBUS_ABOX0_CTL 0x45038 1054 #define _MBUS_ABOX1_CTL 0x45048 1055 #define _MBUS_ABOX2_CTL 0x4504C 1056 #define MBUS_ABOX_CTL(x) \ 1057 _MMIO(_PICK_EVEN_2RANGES(x, 2, \ 1058 _MBUS_ABOX0_CTL, _MBUS_ABOX1_CTL, \ 1059 _MBUS_ABOX2_CTL, _MBUS_ABOX2_CTL)) 1060 1061 #define MBUS_ABOX_BW_CREDIT_MASK (3 << 20) 1062 #define MBUS_ABOX_BW_CREDIT(x) ((x) << 20) 1063 #define MBUS_ABOX_B_CREDIT_MASK (0xF << 16) 1064 #define MBUS_ABOX_B_CREDIT(x) ((x) << 16) 1065 #define MBUS_ABOX_BT_CREDIT_POOL2_MASK (0x1F << 8) 1066 #define MBUS_ABOX_BT_CREDIT_POOL2(x) ((x) << 8) 1067 #define MBUS_ABOX_BT_CREDIT_POOL1_MASK (0x1F << 0) 1068 #define MBUS_ABOX_BT_CREDIT_POOL1(x) ((x) << 0) 1069 1070 /* Make render/texture TLB fetches lower priorty than associated data 1071 * fetches. This is not turned on by default 1072 */ 1073 #define MI_ARB_RENDER_TLB_LOW_PRIORITY (1 << 15) 1074 1075 /* Isoch request wait on GTT enable (Display A/B/C streams). 1076 * Make isoch requests stall on the TLB update. May cause 1077 * display underruns (test mode only) 1078 */ 1079 #define MI_ARB_ISOCH_WAIT_GTT (1 << 14) 1080 1081 /* Block grant count for isoch requests when block count is 1082 * set to a finite value. 1083 */ 1084 #define MI_ARB_BLOCK_GRANT_MASK (3 << 12) 1085 #define MI_ARB_BLOCK_GRANT_8 (0 << 12) /* for 3 display planes */ 1086 #define MI_ARB_BLOCK_GRANT_4 (1 << 12) /* for 2 display planes */ 1087 #define MI_ARB_BLOCK_GRANT_2 (2 << 12) /* for 1 display plane */ 1088 #define MI_ARB_BLOCK_GRANT_0 (3 << 12) /* don't use */ 1089 1090 /* Enable render writes to complete in C2/C3/C4 power states. 1091 * If this isn't enabled, render writes are prevented in low 1092 * power states. That seems bad to me. 1093 */ 1094 #define MI_ARB_C3_LP_WRITE_ENABLE (1 << 11) 1095 1096 /* This acknowledges an async flip immediately instead 1097 * of waiting for 2TLB fetches. 1098 */ 1099 #define MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE (1 << 10) 1100 1101 /* Enables non-sequential data reads through arbiter 1102 */ 1103 #define MI_ARB_DUAL_DATA_PHASE_DISABLE (1 << 9) 1104 1105 /* Disable FSB snooping of cacheable write cycles from binner/render 1106 * command stream 1107 */ 1108 #define MI_ARB_CACHE_SNOOP_DISABLE (1 << 8) 1109 1110 /* Arbiter time slice for non-isoch streams */ 1111 #define MI_ARB_TIME_SLICE_MASK (7 << 5) 1112 #define MI_ARB_TIME_SLICE_1 (0 << 5) 1113 #define MI_ARB_TIME_SLICE_2 (1 << 5) 1114 #define MI_ARB_TIME_SLICE_4 (2 << 5) 1115 #define MI_ARB_TIME_SLICE_6 (3 << 5) 1116 #define MI_ARB_TIME_SLICE_8 (4 << 5) 1117 #define MI_ARB_TIME_SLICE_10 (5 << 5) 1118 #define MI_ARB_TIME_SLICE_14 (6 << 5) 1119 #define MI_ARB_TIME_SLICE_16 (7 << 5) 1120 1121 /* Low priority grace period page size */ 1122 #define MI_ARB_LOW_PRIORITY_GRACE_4KB (0 << 4) /* default */ 1123 #define MI_ARB_LOW_PRIORITY_GRACE_8KB (1 << 4) 1124 1125 /* Disable display A/B trickle feed */ 1126 #define MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) 1127 1128 /* Set display plane priority */ 1129 #define MI_ARB_DISPLAY_PRIORITY_A_B (0 << 0) /* display A > display B */ 1130 #define MI_ARB_DISPLAY_PRIORITY_B_A (1 << 0) /* display B > display A */ 1131 1132 #define MI_STATE _MMIO(0x20e4) /* gen2 only */ 1133 #define MI_AGPBUSY_INT_EN (1 << 1) /* 85x only */ 1134 #define MI_AGPBUSY_830_MODE (1 << 0) /* 85x only */ 1135 1136 /* On modern GEN architectures interrupt control consists of two sets 1137 * of registers. The first set pertains to the ring generating the 1138 * interrupt. The second control is for the functional block generating the 1139 * interrupt. These are PM, GT, DE, etc. 1140 * 1141 * Luckily *knocks on wood* all the ring interrupt bits match up with the 1142 * GT interrupt bits, so we don't need to duplicate the defines. 1143 * 1144 * These defines should cover us well from SNB->HSW with minor exceptions 1145 * it can also work on ILK. 1146 */ 1147 #define GT_BLT_FLUSHDW_NOTIFY_INTERRUPT (1 << 26) 1148 #define GT_BLT_CS_ERROR_INTERRUPT (1 << 25) 1149 #define GT_BLT_USER_INTERRUPT (1 << 22) 1150 #define GT_BSD_CS_ERROR_INTERRUPT (1 << 15) 1151 #define GT_BSD_USER_INTERRUPT (1 << 12) 1152 #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 (1 << 11) /* hsw+; rsvd on snb, ivb, vlv */ 1153 #define GT_WAIT_SEMAPHORE_INTERRUPT REG_BIT(11) /* bdw+ */ 1154 #define GT_CONTEXT_SWITCH_INTERRUPT (1 << 8) 1155 #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT (1 << 5) /* !snb */ 1156 #define GT_RENDER_PIPECTL_NOTIFY_INTERRUPT (1 << 4) 1157 #define GT_CS_MASTER_ERROR_INTERRUPT REG_BIT(3) 1158 #define GT_RENDER_SYNC_STATUS_INTERRUPT (1 << 2) 1159 #define GT_RENDER_DEBUG_INTERRUPT (1 << 1) 1160 #define GT_RENDER_USER_INTERRUPT (1 << 0) 1161 1162 #define PM_VEBOX_CS_ERROR_INTERRUPT (1 << 12) /* hsw+ */ 1163 #define PM_VEBOX_USER_INTERRUPT (1 << 10) /* hsw+ */ 1164 1165 #define GT_PARITY_ERROR(dev_priv) \ 1166 (GT_RENDER_L3_PARITY_ERROR_INTERRUPT | \ 1167 (IS_HASWELL(dev_priv) ? GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 : 0)) 1168 1169 /* These are all the "old" interrupts */ 1170 #define ILK_BSD_USER_INTERRUPT (1 << 5) 1171 1172 #define I915_PM_INTERRUPT (1 << 31) 1173 #define I915_ISP_INTERRUPT (1 << 22) 1174 #define I915_LPE_PIPE_B_INTERRUPT (1 << 21) 1175 #define I915_LPE_PIPE_A_INTERRUPT (1 << 20) 1176 #define I915_MIPIC_INTERRUPT (1 << 19) 1177 #define I915_MIPIA_INTERRUPT (1 << 18) 1178 #define I915_PIPE_CONTROL_NOTIFY_INTERRUPT (1 << 18) 1179 #define I915_DISPLAY_PORT_INTERRUPT (1 << 17) 1180 #define I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT (1 << 16) 1181 #define I915_MASTER_ERROR_INTERRUPT (1 << 15) 1182 #define I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT (1 << 14) 1183 #define I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT (1 << 14) /* p-state */ 1184 #define I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT (1 << 13) 1185 #define I915_HWB_OOM_INTERRUPT (1 << 13) 1186 #define I915_LPE_PIPE_C_INTERRUPT (1 << 12) 1187 #define I915_SYNC_STATUS_INTERRUPT (1 << 12) 1188 #define I915_MISC_INTERRUPT (1 << 11) 1189 #define I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT (1 << 11) 1190 #define I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT (1 << 10) 1191 #define I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT (1 << 10) 1192 #define I915_DISPLAY_PIPE_C_EVENT_INTERRUPT (1 << 9) 1193 #define I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT (1 << 9) 1194 #define I915_DISPLAY_PIPE_C_DPBM_INTERRUPT (1 << 8) 1195 #define I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT (1 << 8) 1196 #define I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT (1 << 7) 1197 #define I915_DISPLAY_PIPE_A_EVENT_INTERRUPT (1 << 6) 1198 #define I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT (1 << 5) 1199 #define I915_DISPLAY_PIPE_B_EVENT_INTERRUPT (1 << 4) 1200 #define I915_DISPLAY_PIPE_A_DPBM_INTERRUPT (1 << 3) 1201 #define I915_DISPLAY_PIPE_B_DPBM_INTERRUPT (1 << 2) 1202 #define I915_DEBUG_INTERRUPT (1 << 2) 1203 #define I915_WINVALID_INTERRUPT (1 << 1) 1204 #define I915_USER_INTERRUPT (1 << 1) 1205 #define I915_ASLE_INTERRUPT (1 << 0) 1206 #define I915_BSD_USER_INTERRUPT (1 << 25) 1207 1208 #define I915_HDMI_LPE_AUDIO_BASE (VLV_DISPLAY_BASE + 0x65000) 1209 #define I915_HDMI_LPE_AUDIO_SIZE 0x1000 1210 1211 /* DisplayPort Audio w/ LPE */ 1212 #define VLV_AUD_CHICKEN_BIT_REG _MMIO(VLV_DISPLAY_BASE + 0x62F38) 1213 #define VLV_CHICKEN_BIT_DBG_ENABLE (1 << 0) 1214 1215 #define _VLV_AUD_PORT_EN_B_DBG (VLV_DISPLAY_BASE + 0x62F20) 1216 #define _VLV_AUD_PORT_EN_C_DBG (VLV_DISPLAY_BASE + 0x62F30) 1217 #define _VLV_AUD_PORT_EN_D_DBG (VLV_DISPLAY_BASE + 0x62F34) 1218 #define VLV_AUD_PORT_EN_DBG(port) _MMIO_PORT3((port) - PORT_B, \ 1219 _VLV_AUD_PORT_EN_B_DBG, \ 1220 _VLV_AUD_PORT_EN_C_DBG, \ 1221 _VLV_AUD_PORT_EN_D_DBG) 1222 #define VLV_AMP_MUTE (1 << 1) 1223 1224 #define GEN6_BSD_RNCID _MMIO(0x12198) 1225 1226 #define GEN7_FF_THREAD_MODE _MMIO(0x20a0) 1227 #define GEN7_FF_SCHED_MASK 0x0077070 1228 #define GEN8_FF_DS_REF_CNT_FFME (1 << 19) 1229 #define GEN12_FF_TESSELATION_DOP_GATE_DISABLE BIT(19) 1230 #define GEN7_FF_TS_SCHED_HS1 (0x5 << 16) 1231 #define GEN7_FF_TS_SCHED_HS0 (0x3 << 16) 1232 #define GEN7_FF_TS_SCHED_LOAD_BALANCE (0x1 << 16) 1233 #define GEN7_FF_TS_SCHED_HW (0x0 << 16) /* Default */ 1234 #define GEN7_FF_VS_REF_CNT_FFME (1 << 15) 1235 #define GEN7_FF_VS_SCHED_HS1 (0x5 << 12) 1236 #define GEN7_FF_VS_SCHED_HS0 (0x3 << 12) 1237 #define GEN7_FF_VS_SCHED_LOAD_BALANCE (0x1 << 12) /* Default */ 1238 #define GEN7_FF_VS_SCHED_HW (0x0 << 12) 1239 #define GEN7_FF_DS_SCHED_HS1 (0x5 << 4) 1240 #define GEN7_FF_DS_SCHED_HS0 (0x3 << 4) 1241 #define GEN7_FF_DS_SCHED_LOAD_BALANCE (0x1 << 4) /* Default */ 1242 #define GEN7_FF_DS_SCHED_HW (0x0 << 4) 1243 1244 /* 1245 * Framebuffer compression (915+ only) 1246 */ 1247 1248 #define FBC_CFB_BASE _MMIO(0x3200) /* 4k page aligned */ 1249 #define FBC_LL_BASE _MMIO(0x3204) /* 4k page aligned */ 1250 #define FBC_CONTROL _MMIO(0x3208) 1251 #define FBC_CTL_EN REG_BIT(31) 1252 #define FBC_CTL_PERIODIC REG_BIT(30) 1253 #define FBC_CTL_INTERVAL_MASK REG_GENMASK(29, 16) 1254 #define FBC_CTL_INTERVAL(x) REG_FIELD_PREP(FBC_CTL_INTERVAL_MASK, (x)) 1255 #define FBC_CTL_STOP_ON_MOD REG_BIT(15) 1256 #define FBC_CTL_UNCOMPRESSIBLE REG_BIT(14) /* i915+ */ 1257 #define FBC_CTL_C3_IDLE REG_BIT(13) /* i945gm only */ 1258 #define FBC_CTL_STRIDE_MASK REG_GENMASK(12, 5) 1259 #define FBC_CTL_STRIDE(x) REG_FIELD_PREP(FBC_CTL_STRIDE_MASK, (x)) 1260 #define FBC_CTL_FENCENO_MASK REG_GENMASK(3, 0) 1261 #define FBC_CTL_FENCENO(x) REG_FIELD_PREP(FBC_CTL_FENCENO_MASK, (x)) 1262 #define FBC_COMMAND _MMIO(0x320c) 1263 #define FBC_CMD_COMPRESS REG_BIT(0) 1264 #define FBC_STATUS _MMIO(0x3210) 1265 #define FBC_STAT_COMPRESSING REG_BIT(31) 1266 #define FBC_STAT_COMPRESSED REG_BIT(30) 1267 #define FBC_STAT_MODIFIED REG_BIT(29) 1268 #define FBC_STAT_CURRENT_LINE_MASK REG_GENMASK(10, 0) 1269 #define FBC_CONTROL2 _MMIO(0x3214) /* i965gm only */ 1270 #define FBC_CTL_FENCE_DBL REG_BIT(4) 1271 #define FBC_CTL_IDLE_MASK REG_GENMASK(3, 2) 1272 #define FBC_CTL_IDLE_IMM REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 0) 1273 #define FBC_CTL_IDLE_FULL REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 1) 1274 #define FBC_CTL_IDLE_LINE REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 2) 1275 #define FBC_CTL_IDLE_DEBUG REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 3) 1276 #define FBC_CTL_CPU_FENCE_EN REG_BIT(1) 1277 #define FBC_CTL_PLANE_MASK REG_GENMASK(1, 0) 1278 #define FBC_CTL_PLANE(i9xx_plane) REG_FIELD_PREP(FBC_CTL_PLANE_MASK, (i9xx_plane)) 1279 #define FBC_FENCE_OFF _MMIO(0x3218) /* i965gm only, BSpec typo has 321Bh */ 1280 #define FBC_MOD_NUM _MMIO(0x3220) /* i965gm only */ 1281 #define FBC_MOD_NUM_MASK REG_GENMASK(31, 1) 1282 #define FBC_MOD_NUM_VALID REG_BIT(0) 1283 #define FBC_TAG(i) _MMIO(0x3300 + (i) * 4) /* 49 reisters */ 1284 #define FBC_TAG_MASK REG_GENMASK(1, 0) /* 16 tags per register */ 1285 #define FBC_TAG_MODIFIED REG_FIELD_PREP(FBC_TAG_MASK, 0) 1286 #define FBC_TAG_UNCOMPRESSED REG_FIELD_PREP(FBC_TAG_MASK, 1) 1287 #define FBC_TAG_UNCOMPRESSIBLE REG_FIELD_PREP(FBC_TAG_MASK, 2) 1288 #define FBC_TAG_COMPRESSED REG_FIELD_PREP(FBC_TAG_MASK, 3) 1289 1290 #define FBC_LL_SIZE (1536) 1291 1292 /* Framebuffer compression for GM45+ */ 1293 #define DPFC_CB_BASE _MMIO(0x3200) 1294 #define ILK_DPFC_CB_BASE(fbc_id) _MMIO_PIPE((fbc_id), 0x43200, 0x43240) 1295 #define DPFC_CONTROL _MMIO(0x3208) 1296 #define ILK_DPFC_CONTROL(fbc_id) _MMIO_PIPE((fbc_id), 0x43208, 0x43248) 1297 #define DPFC_CTL_EN REG_BIT(31) 1298 #define DPFC_CTL_PLANE_MASK_G4X REG_BIT(30) /* g4x-snb */ 1299 #define DPFC_CTL_PLANE_G4X(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_G4X, (i9xx_plane)) 1300 #define DPFC_CTL_FENCE_EN_G4X REG_BIT(29) /* g4x-snb */ 1301 #define DPFC_CTL_PLANE_MASK_IVB REG_GENMASK(30, 29) /* ivb only */ 1302 #define DPFC_CTL_PLANE_IVB(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_IVB, (i9xx_plane)) 1303 #define DPFC_CTL_FENCE_EN_IVB REG_BIT(28) /* ivb+ */ 1304 #define DPFC_CTL_PERSISTENT_MODE REG_BIT(25) /* g4x-snb */ 1305 #define DPFC_CTL_FALSE_COLOR REG_BIT(10) /* ivb+ */ 1306 #define DPFC_CTL_SR_EN REG_BIT(10) /* g4x only */ 1307 #define DPFC_CTL_SR_EXIT_DIS REG_BIT(9) /* g4x only */ 1308 #define DPFC_CTL_LIMIT_MASK REG_GENMASK(7, 6) 1309 #define DPFC_CTL_LIMIT_1X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 0) 1310 #define DPFC_CTL_LIMIT_2X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 1) 1311 #define DPFC_CTL_LIMIT_4X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 2) 1312 #define DPFC_CTL_FENCENO_MASK REG_GENMASK(3, 0) 1313 #define DPFC_CTL_FENCENO(fence) REG_FIELD_PREP(DPFC_CTL_FENCENO_MASK, (fence)) 1314 #define DPFC_RECOMP_CTL _MMIO(0x320c) 1315 #define ILK_DPFC_RECOMP_CTL(fbc_id) _MMIO_PIPE((fbc_id), 0x4320c, 0x4324c) 1316 #define DPFC_RECOMP_STALL_EN REG_BIT(27) 1317 #define DPFC_RECOMP_STALL_WM_MASK REG_GENMASK(26, 16) 1318 #define DPFC_RECOMP_TIMER_COUNT_MASK REG_GENMASK(5, 0) 1319 #define DPFC_STATUS _MMIO(0x3210) 1320 #define ILK_DPFC_STATUS(fbc_id) _MMIO_PIPE((fbc_id), 0x43210, 0x43250) 1321 #define DPFC_INVAL_SEG_MASK REG_GENMASK(26, 16) 1322 #define DPFC_COMP_SEG_MASK REG_GENMASK(10, 0) 1323 #define DPFC_STATUS2 _MMIO(0x3214) 1324 #define ILK_DPFC_STATUS2(fbc_id) _MMIO_PIPE((fbc_id), 0x43214, 0x43254) 1325 #define DPFC_COMP_SEG_MASK_IVB REG_GENMASK(11, 0) 1326 #define DPFC_FENCE_YOFF _MMIO(0x3218) 1327 #define ILK_DPFC_FENCE_YOFF(fbc_id) _MMIO_PIPE((fbc_id), 0x43218, 0x43258) 1328 #define DPFC_CHICKEN _MMIO(0x3224) 1329 #define ILK_DPFC_CHICKEN(fbc_id) _MMIO_PIPE((fbc_id), 0x43224, 0x43264) 1330 #define DPFC_HT_MODIFY REG_BIT(31) /* pre-ivb */ 1331 #define DPFC_NUKE_ON_ANY_MODIFICATION REG_BIT(23) /* bdw+ */ 1332 #define DPFC_CHICKEN_COMP_DUMMY_PIXEL REG_BIT(14) /* glk+ */ 1333 #define DPFC_CHICKEN_FORCE_SLB_INVALIDATION REG_BIT(13) /* icl+ */ 1334 #define DPFC_DISABLE_DUMMY0 REG_BIT(8) /* ivb+ */ 1335 1336 #define GLK_FBC_STRIDE(fbc_id) _MMIO_PIPE((fbc_id), 0x43228, 0x43268) 1337 #define FBC_STRIDE_OVERRIDE REG_BIT(15) 1338 #define FBC_STRIDE_MASK REG_GENMASK(14, 0) 1339 #define FBC_STRIDE(x) REG_FIELD_PREP(FBC_STRIDE_MASK, (x)) 1340 1341 #define ILK_FBC_RT_BASE _MMIO(0x2128) 1342 #define ILK_FBC_RT_VALID REG_BIT(0) 1343 #define SNB_FBC_FRONT_BUFFER REG_BIT(1) 1344 1345 #define ILK_DISPLAY_CHICKEN1 _MMIO(0x42000) 1346 #define ILK_FBCQ_DIS (1 << 22) 1347 #define ILK_PABSTRETCH_DIS REG_BIT(21) 1348 #define ILK_SABSTRETCH_DIS REG_BIT(20) 1349 #define IVB_PRI_STRETCH_MAX_MASK REG_GENMASK(21, 20) 1350 #define IVB_PRI_STRETCH_MAX_X8 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 0) 1351 #define IVB_PRI_STRETCH_MAX_X4 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 1) 1352 #define IVB_PRI_STRETCH_MAX_X2 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 2) 1353 #define IVB_PRI_STRETCH_MAX_X1 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 3) 1354 #define IVB_SPR_STRETCH_MAX_MASK REG_GENMASK(19, 18) 1355 #define IVB_SPR_STRETCH_MAX_X8 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 0) 1356 #define IVB_SPR_STRETCH_MAX_X4 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 1) 1357 #define IVB_SPR_STRETCH_MAX_X2 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 2) 1358 #define IVB_SPR_STRETCH_MAX_X1 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 3) 1359 1360 1361 /* 1362 * Framebuffer compression for Sandybridge 1363 * 1364 * The following two registers are of type GTTMMADR 1365 */ 1366 #define SNB_DPFC_CTL_SA _MMIO(0x100100) 1367 #define SNB_DPFC_FENCE_EN REG_BIT(29) 1368 #define SNB_DPFC_FENCENO_MASK REG_GENMASK(4, 0) 1369 #define SNB_DPFC_FENCENO(fence) REG_FIELD_PREP(SNB_DPFC_FENCENO_MASK, (fence)) 1370 #define SNB_DPFC_CPU_FENCE_OFFSET _MMIO(0x100104) 1371 1372 /* Framebuffer compression for Ivybridge */ 1373 #define IVB_FBC_RT_BASE _MMIO(0x7020) 1374 #define IVB_FBC_RT_BASE_UPPER _MMIO(0x7024) 1375 1376 #define IPS_CTL _MMIO(0x43408) 1377 #define IPS_ENABLE REG_BIT(31) 1378 #define IPS_FALSE_COLOR REG_BIT(4) 1379 1380 #define MSG_FBC_REND_STATE(fbc_id) _MMIO_PIPE((fbc_id), 0x50380, 0x50384) 1381 #define FBC_REND_NUKE REG_BIT(2) 1382 #define FBC_REND_CACHE_CLEAN REG_BIT(1) 1383 1384 /* 1385 * Clock control & power management 1386 */ 1387 #define _DPLL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x6014) 1388 #define _DPLL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x6018) 1389 #define _CHV_DPLL_C (DISPLAY_MMIO_BASE(dev_priv) + 0x6030) 1390 #define DPLL(pipe) _MMIO_PIPE3((pipe), _DPLL_A, _DPLL_B, _CHV_DPLL_C) 1391 1392 #define VGA0 _MMIO(0x6000) 1393 #define VGA1 _MMIO(0x6004) 1394 #define VGA_PD _MMIO(0x6010) 1395 #define VGA0_PD_P2_DIV_4 (1 << 7) 1396 #define VGA0_PD_P1_DIV_2 (1 << 5) 1397 #define VGA0_PD_P1_SHIFT 0 1398 #define VGA0_PD_P1_MASK (0x1f << 0) 1399 #define VGA1_PD_P2_DIV_4 (1 << 15) 1400 #define VGA1_PD_P1_DIV_2 (1 << 13) 1401 #define VGA1_PD_P1_SHIFT 8 1402 #define VGA1_PD_P1_MASK (0x1f << 8) 1403 #define DPLL_VCO_ENABLE (1 << 31) 1404 #define DPLL_SDVO_HIGH_SPEED (1 << 30) 1405 #define DPLL_DVO_2X_MODE (1 << 30) 1406 #define DPLL_EXT_BUFFER_ENABLE_VLV (1 << 30) 1407 #define DPLL_SYNCLOCK_ENABLE (1 << 29) 1408 #define DPLL_REF_CLK_ENABLE_VLV (1 << 29) 1409 #define DPLL_VGA_MODE_DIS (1 << 28) 1410 #define DPLLB_MODE_DAC_SERIAL (1 << 26) /* i915 */ 1411 #define DPLLB_MODE_LVDS (2 << 26) /* i915 */ 1412 #define DPLL_MODE_MASK (3 << 26) 1413 #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_10 (0 << 24) /* i915 */ 1414 #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 (1 << 24) /* i915 */ 1415 #define DPLLB_LVDS_P2_CLOCK_DIV_14 (0 << 24) /* i915 */ 1416 #define DPLLB_LVDS_P2_CLOCK_DIV_7 (1 << 24) /* i915 */ 1417 #define DPLL_P2_CLOCK_DIV_MASK 0x03000000 /* i915 */ 1418 #define DPLL_FPA01_P1_POST_DIV_MASK 0x00ff0000 /* i915 */ 1419 #define DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW 0x00ff8000 /* Pineview */ 1420 #define DPLL_LOCK_VLV (1 << 15) 1421 #define DPLL_INTEGRATED_CRI_CLK_VLV (1 << 14) 1422 #define DPLL_INTEGRATED_REF_CLK_VLV (1 << 13) 1423 #define DPLL_SSC_REF_CLK_CHV (1 << 13) 1424 #define DPLL_PORTC_READY_MASK (0xf << 4) 1425 #define DPLL_PORTB_READY_MASK (0xf) 1426 1427 #define DPLL_FPA01_P1_POST_DIV_MASK_I830 0x001f0000 1428 1429 /* Additional CHV pll/phy registers */ 1430 #define DPIO_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x6240) 1431 #define DPLL_PORTD_READY_MASK (0xf) 1432 #define DISPLAY_PHY_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x60100) 1433 #define PHY_CH_POWER_DOWN_OVRD_EN(phy, ch) (1 << (2 * (phy) + (ch) + 27)) 1434 #define PHY_LDO_DELAY_0NS 0x0 1435 #define PHY_LDO_DELAY_200NS 0x1 1436 #define PHY_LDO_DELAY_600NS 0x2 1437 #define PHY_LDO_SEQ_DELAY(delay, phy) ((delay) << (2 * (phy) + 23)) 1438 #define PHY_CH_POWER_DOWN_OVRD(mask, phy, ch) ((mask) << (8 * (phy) + 4 * (ch) + 11)) 1439 #define PHY_CH_SU_PSR 0x1 1440 #define PHY_CH_DEEP_PSR 0x7 1441 #define PHY_CH_POWER_MODE(mode, phy, ch) ((mode) << (6 * (phy) + 3 * (ch) + 2)) 1442 #define PHY_COM_LANE_RESET_DEASSERT(phy) (1 << (phy)) 1443 #define DISPLAY_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x60104) 1444 #define PHY_POWERGOOD(phy) (((phy) == DPIO_PHY0) ? (1 << 31) : (1 << 30)) 1445 #define PHY_STATUS_CMN_LDO(phy, ch) (1 << (6 - (6 * (phy) + 3 * (ch)))) 1446 #define PHY_STATUS_SPLINE_LDO(phy, ch, spline) (1 << (8 - (6 * (phy) + 3 * (ch) + (spline)))) 1447 1448 /* 1449 * The i830 generation, in LVDS mode, defines P1 as the bit number set within 1450 * this field (only one bit may be set). 1451 */ 1452 #define DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS 0x003f0000 1453 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 1454 #define DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW 15 1455 /* i830, required in DVO non-gang */ 1456 #define PLL_P2_DIVIDE_BY_4 (1 << 23) 1457 #define PLL_P1_DIVIDE_BY_TWO (1 << 21) /* i830 */ 1458 #define PLL_REF_INPUT_DREFCLK (0 << 13) 1459 #define PLL_REF_INPUT_TVCLKINA (1 << 13) /* i830 */ 1460 #define PLL_REF_INPUT_TVCLKINBC (2 << 13) /* SDVO TVCLKIN */ 1461 #define PLLB_REF_INPUT_SPREADSPECTRUMIN (3 << 13) 1462 #define PLL_REF_INPUT_MASK (3 << 13) 1463 #define PLL_LOAD_PULSE_PHASE_SHIFT 9 1464 /* Ironlake */ 1465 # define PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT 9 1466 # define PLL_REF_SDVO_HDMI_MULTIPLIER_MASK (7 << 9) 1467 # define PLL_REF_SDVO_HDMI_MULTIPLIER(x) (((x) - 1) << 9) 1468 # define DPLL_FPA1_P1_POST_DIV_SHIFT 0 1469 # define DPLL_FPA1_P1_POST_DIV_MASK 0xff 1470 1471 /* 1472 * Parallel to Serial Load Pulse phase selection. 1473 * Selects the phase for the 10X DPLL clock for the PCIe 1474 * digital display port. The range is 4 to 13; 10 or more 1475 * is just a flip delay. The default is 6 1476 */ 1477 #define PLL_LOAD_PULSE_PHASE_MASK (0xf << PLL_LOAD_PULSE_PHASE_SHIFT) 1478 #define DISPLAY_RATE_SELECT_FPA1 (1 << 8) 1479 /* 1480 * SDVO multiplier for 945G/GM. Not used on 965. 1481 */ 1482 #define SDVO_MULTIPLIER_MASK 0x000000ff 1483 #define SDVO_MULTIPLIER_SHIFT_HIRES 4 1484 #define SDVO_MULTIPLIER_SHIFT_VGA 0 1485 1486 #define _DPLL_A_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x601c) 1487 #define _DPLL_B_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x6020) 1488 #define _CHV_DPLL_C_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x603c) 1489 #define DPLL_MD(pipe) _MMIO_PIPE3((pipe), _DPLL_A_MD, _DPLL_B_MD, _CHV_DPLL_C_MD) 1490 1491 /* 1492 * UDI pixel divider, controlling how many pixels are stuffed into a packet. 1493 * 1494 * Value is pixels minus 1. Must be set to 1 pixel for SDVO. 1495 */ 1496 #define DPLL_MD_UDI_DIVIDER_MASK 0x3f000000 1497 #define DPLL_MD_UDI_DIVIDER_SHIFT 24 1498 /* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */ 1499 #define DPLL_MD_VGA_UDI_DIVIDER_MASK 0x003f0000 1500 #define DPLL_MD_VGA_UDI_DIVIDER_SHIFT 16 1501 /* 1502 * SDVO/UDI pixel multiplier. 1503 * 1504 * SDVO requires that the bus clock rate be between 1 and 2 Ghz, and the bus 1505 * clock rate is 10 times the DPLL clock. At low resolution/refresh rate 1506 * modes, the bus rate would be below the limits, so SDVO allows for stuffing 1507 * dummy bytes in the datastream at an increased clock rate, with both sides of 1508 * the link knowing how many bytes are fill. 1509 * 1510 * So, for a mode with a dotclock of 65Mhz, we would want to double the clock 1511 * rate to 130Mhz to get a bus rate of 1.30Ghz. The DPLL clock rate would be 1512 * set to 130Mhz, and the SDVO multiplier set to 2x in this register and 1513 * through an SDVO command. 1514 * 1515 * This register field has values of multiplication factor minus 1, with 1516 * a maximum multiplier of 5 for SDVO. 1517 */ 1518 #define DPLL_MD_UDI_MULTIPLIER_MASK 0x00003f00 1519 #define DPLL_MD_UDI_MULTIPLIER_SHIFT 8 1520 /* 1521 * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK. 1522 * This best be set to the default value (3) or the CRT won't work. No, 1523 * I don't entirely understand what this does... 1524 */ 1525 #define DPLL_MD_VGA_UDI_MULTIPLIER_MASK 0x0000003f 1526 #define DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT 0 1527 1528 #define RAWCLK_FREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6024) 1529 1530 #define _FPA0 0x6040 1531 #define _FPA1 0x6044 1532 #define _FPB0 0x6048 1533 #define _FPB1 0x604c 1534 #define FP0(pipe) _MMIO_PIPE(pipe, _FPA0, _FPB0) 1535 #define FP1(pipe) _MMIO_PIPE(pipe, _FPA1, _FPB1) 1536 #define FP_N_DIV_MASK 0x003f0000 1537 #define FP_N_PINEVIEW_DIV_MASK 0x00ff0000 1538 #define FP_N_DIV_SHIFT 16 1539 #define FP_M1_DIV_MASK 0x00003f00 1540 #define FP_M1_DIV_SHIFT 8 1541 #define FP_M2_DIV_MASK 0x0000003f 1542 #define FP_M2_PINEVIEW_DIV_MASK 0x000000ff 1543 #define FP_M2_DIV_SHIFT 0 1544 #define DPLL_TEST _MMIO(0x606c) 1545 #define DPLLB_TEST_SDVO_DIV_1 (0 << 22) 1546 #define DPLLB_TEST_SDVO_DIV_2 (1 << 22) 1547 #define DPLLB_TEST_SDVO_DIV_4 (2 << 22) 1548 #define DPLLB_TEST_SDVO_DIV_MASK (3 << 22) 1549 #define DPLLB_TEST_N_BYPASS (1 << 19) 1550 #define DPLLB_TEST_M_BYPASS (1 << 18) 1551 #define DPLLB_INPUT_BUFFER_ENABLE (1 << 16) 1552 #define DPLLA_TEST_N_BYPASS (1 << 3) 1553 #define DPLLA_TEST_M_BYPASS (1 << 2) 1554 #define DPLLA_INPUT_BUFFER_ENABLE (1 << 0) 1555 #define D_STATE _MMIO(0x6104) 1556 #define DSTATE_GFX_RESET_I830 (1 << 6) 1557 #define DSTATE_PLL_D3_OFF (1 << 3) 1558 #define DSTATE_GFX_CLOCK_GATING (1 << 1) 1559 #define DSTATE_DOT_CLOCK_GATING (1 << 0) 1560 #define DSPCLK_GATE_D(__i915) _MMIO(DISPLAY_MMIO_BASE(__i915) + 0x6200) 1561 # define DPUNIT_B_CLOCK_GATE_DISABLE (1 << 30) /* 965 */ 1562 # define VSUNIT_CLOCK_GATE_DISABLE (1 << 29) /* 965 */ 1563 # define VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) /* 965 */ 1564 # define VRDUNIT_CLOCK_GATE_DISABLE (1 << 27) /* 965 */ 1565 # define AUDUNIT_CLOCK_GATE_DISABLE (1 << 26) /* 965 */ 1566 # define DPUNIT_A_CLOCK_GATE_DISABLE (1 << 25) /* 965 */ 1567 # define DPCUNIT_CLOCK_GATE_DISABLE (1 << 24) /* 965 */ 1568 # define PNV_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 24) /* pnv */ 1569 # define TVRUNIT_CLOCK_GATE_DISABLE (1 << 23) /* 915-945 */ 1570 # define TVCUNIT_CLOCK_GATE_DISABLE (1 << 22) /* 915-945 */ 1571 # define TVFUNIT_CLOCK_GATE_DISABLE (1 << 21) /* 915-945 */ 1572 # define TVEUNIT_CLOCK_GATE_DISABLE (1 << 20) /* 915-945 */ 1573 # define DVSUNIT_CLOCK_GATE_DISABLE (1 << 19) /* 915-945 */ 1574 # define DSSUNIT_CLOCK_GATE_DISABLE (1 << 18) /* 915-945 */ 1575 # define DDBUNIT_CLOCK_GATE_DISABLE (1 << 17) /* 915-945 */ 1576 # define DPRUNIT_CLOCK_GATE_DISABLE (1 << 16) /* 915-945 */ 1577 # define DPFUNIT_CLOCK_GATE_DISABLE (1 << 15) /* 915-945 */ 1578 # define DPBMUNIT_CLOCK_GATE_DISABLE (1 << 14) /* 915-945 */ 1579 # define DPLSUNIT_CLOCK_GATE_DISABLE (1 << 13) /* 915-945 */ 1580 # define DPLUNIT_CLOCK_GATE_DISABLE (1 << 12) /* 915-945 */ 1581 # define DPOUNIT_CLOCK_GATE_DISABLE (1 << 11) 1582 # define DPBUNIT_CLOCK_GATE_DISABLE (1 << 10) 1583 # define DCUNIT_CLOCK_GATE_DISABLE (1 << 9) 1584 # define DPUNIT_CLOCK_GATE_DISABLE (1 << 8) 1585 # define VRUNIT_CLOCK_GATE_DISABLE (1 << 7) /* 915+: reserved */ 1586 # define OVHUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 830-865 */ 1587 # define DPIOUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 915-945 */ 1588 # define OVFUNIT_CLOCK_GATE_DISABLE (1 << 5) 1589 # define OVBUNIT_CLOCK_GATE_DISABLE (1 << 4) 1590 /* 1591 * This bit must be set on the 830 to prevent hangs when turning off the 1592 * overlay scaler. 1593 */ 1594 # define OVRUNIT_CLOCK_GATE_DISABLE (1 << 3) 1595 # define OVCUNIT_CLOCK_GATE_DISABLE (1 << 2) 1596 # define OVUUNIT_CLOCK_GATE_DISABLE (1 << 1) 1597 # define ZVUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 830 */ 1598 # define OVLUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 845,865 */ 1599 1600 #define RENCLK_GATE_D1 _MMIO(0x6204) 1601 # define BLITTER_CLOCK_GATE_DISABLE (1 << 13) /* 945GM only */ 1602 # define MPEG_CLOCK_GATE_DISABLE (1 << 12) /* 945GM only */ 1603 # define PC_FE_CLOCK_GATE_DISABLE (1 << 11) 1604 # define PC_BE_CLOCK_GATE_DISABLE (1 << 10) 1605 # define WINDOWER_CLOCK_GATE_DISABLE (1 << 9) 1606 # define INTERPOLATOR_CLOCK_GATE_DISABLE (1 << 8) 1607 # define COLOR_CALCULATOR_CLOCK_GATE_DISABLE (1 << 7) 1608 # define MOTION_COMP_CLOCK_GATE_DISABLE (1 << 6) 1609 # define MAG_CLOCK_GATE_DISABLE (1 << 5) 1610 /* This bit must be unset on 855,865 */ 1611 # define MECI_CLOCK_GATE_DISABLE (1 << 4) 1612 # define DCMP_CLOCK_GATE_DISABLE (1 << 3) 1613 # define MEC_CLOCK_GATE_DISABLE (1 << 2) 1614 # define MECO_CLOCK_GATE_DISABLE (1 << 1) 1615 /* This bit must be set on 855,865. */ 1616 # define SV_CLOCK_GATE_DISABLE (1 << 0) 1617 # define I915_MPEG_CLOCK_GATE_DISABLE (1 << 16) 1618 # define I915_VLD_IP_PR_CLOCK_GATE_DISABLE (1 << 15) 1619 # define I915_MOTION_COMP_CLOCK_GATE_DISABLE (1 << 14) 1620 # define I915_BD_BF_CLOCK_GATE_DISABLE (1 << 13) 1621 # define I915_SF_SE_CLOCK_GATE_DISABLE (1 << 12) 1622 # define I915_WM_CLOCK_GATE_DISABLE (1 << 11) 1623 # define I915_IZ_CLOCK_GATE_DISABLE (1 << 10) 1624 # define I915_PI_CLOCK_GATE_DISABLE (1 << 9) 1625 # define I915_DI_CLOCK_GATE_DISABLE (1 << 8) 1626 # define I915_SH_SV_CLOCK_GATE_DISABLE (1 << 7) 1627 # define I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE (1 << 6) 1628 # define I915_SC_CLOCK_GATE_DISABLE (1 << 5) 1629 # define I915_FL_CLOCK_GATE_DISABLE (1 << 4) 1630 # define I915_DM_CLOCK_GATE_DISABLE (1 << 3) 1631 # define I915_PS_CLOCK_GATE_DISABLE (1 << 2) 1632 # define I915_CC_CLOCK_GATE_DISABLE (1 << 1) 1633 # define I915_BY_CLOCK_GATE_DISABLE (1 << 0) 1634 1635 # define I965_RCZ_CLOCK_GATE_DISABLE (1 << 30) 1636 /* This bit must always be set on 965G/965GM */ 1637 # define I965_RCC_CLOCK_GATE_DISABLE (1 << 29) 1638 # define I965_RCPB_CLOCK_GATE_DISABLE (1 << 28) 1639 # define I965_DAP_CLOCK_GATE_DISABLE (1 << 27) 1640 # define I965_ROC_CLOCK_GATE_DISABLE (1 << 26) 1641 # define I965_GW_CLOCK_GATE_DISABLE (1 << 25) 1642 # define I965_TD_CLOCK_GATE_DISABLE (1 << 24) 1643 /* This bit must always be set on 965G */ 1644 # define I965_ISC_CLOCK_GATE_DISABLE (1 << 23) 1645 # define I965_IC_CLOCK_GATE_DISABLE (1 << 22) 1646 # define I965_EU_CLOCK_GATE_DISABLE (1 << 21) 1647 # define I965_IF_CLOCK_GATE_DISABLE (1 << 20) 1648 # define I965_TC_CLOCK_GATE_DISABLE (1 << 19) 1649 # define I965_SO_CLOCK_GATE_DISABLE (1 << 17) 1650 # define I965_FBC_CLOCK_GATE_DISABLE (1 << 16) 1651 # define I965_MARI_CLOCK_GATE_DISABLE (1 << 15) 1652 # define I965_MASF_CLOCK_GATE_DISABLE (1 << 14) 1653 # define I965_MAWB_CLOCK_GATE_DISABLE (1 << 13) 1654 # define I965_EM_CLOCK_GATE_DISABLE (1 << 12) 1655 # define I965_UC_CLOCK_GATE_DISABLE (1 << 11) 1656 # define I965_SI_CLOCK_GATE_DISABLE (1 << 6) 1657 # define I965_MT_CLOCK_GATE_DISABLE (1 << 5) 1658 # define I965_PL_CLOCK_GATE_DISABLE (1 << 4) 1659 # define I965_DG_CLOCK_GATE_DISABLE (1 << 3) 1660 # define I965_QC_CLOCK_GATE_DISABLE (1 << 2) 1661 # define I965_FT_CLOCK_GATE_DISABLE (1 << 1) 1662 # define I965_DM_CLOCK_GATE_DISABLE (1 << 0) 1663 1664 #define RENCLK_GATE_D2 _MMIO(0x6208) 1665 #define VF_UNIT_CLOCK_GATE_DISABLE (1 << 9) 1666 #define GS_UNIT_CLOCK_GATE_DISABLE (1 << 7) 1667 #define CL_UNIT_CLOCK_GATE_DISABLE (1 << 6) 1668 1669 #define VDECCLK_GATE_D _MMIO(0x620C) /* g4x only */ 1670 #define VCP_UNIT_CLOCK_GATE_DISABLE (1 << 4) 1671 1672 #define RAMCLK_GATE_D _MMIO(0x6210) /* CRL only */ 1673 #define DEUC _MMIO(0x6214) /* CRL only */ 1674 1675 #define FW_BLC_SELF_VLV _MMIO(VLV_DISPLAY_BASE + 0x6500) 1676 #define FW_CSPWRDWNEN (1 << 15) 1677 1678 #define MI_ARB_VLV _MMIO(VLV_DISPLAY_BASE + 0x6504) 1679 1680 #define CZCLK_CDCLK_FREQ_RATIO _MMIO(VLV_DISPLAY_BASE + 0x6508) 1681 #define CDCLK_FREQ_SHIFT 4 1682 #define CDCLK_FREQ_MASK (0x1f << CDCLK_FREQ_SHIFT) 1683 #define CZCLK_FREQ_MASK 0xf 1684 1685 #define GCI_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x650C) 1686 #define PFI_CREDIT_63 (9 << 28) /* chv only */ 1687 #define PFI_CREDIT_31 (8 << 28) /* chv only */ 1688 #define PFI_CREDIT(x) (((x) - 8) << 28) /* 8-15 */ 1689 #define PFI_CREDIT_RESEND (1 << 27) 1690 #define VGA_FAST_MODE_DISABLE (1 << 14) 1691 1692 #define GMBUSFREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6510) 1693 1694 /* 1695 * Palette regs 1696 */ 1697 #define _PALETTE_A 0xa000 1698 #define _PALETTE_B 0xa800 1699 #define _CHV_PALETTE_C 0xc000 1700 /* 8bit mode / i965+ 10.6 interpolated mode ldw/udw */ 1701 #define PALETTE_RED_MASK REG_GENMASK(23, 16) 1702 #define PALETTE_GREEN_MASK REG_GENMASK(15, 8) 1703 #define PALETTE_BLUE_MASK REG_GENMASK(7, 0) 1704 /* pre-i965 10bit interpolated mode ldw */ 1705 #define PALETTE_10BIT_RED_LDW_MASK REG_GENMASK(23, 16) 1706 #define PALETTE_10BIT_GREEN_LDW_MASK REG_GENMASK(15, 8) 1707 #define PALETTE_10BIT_BLUE_LDW_MASK REG_GENMASK(7, 0) 1708 /* pre-i965 10bit interpolated mode udw */ 1709 #define PALETTE_10BIT_RED_EXP_MASK REG_GENMASK(23, 22) 1710 #define PALETTE_10BIT_RED_MANT_MASK REG_GENMASK(21, 18) 1711 #define PALETTE_10BIT_RED_UDW_MASK REG_GENMASK(17, 16) 1712 #define PALETTE_10BIT_GREEN_EXP_MASK REG_GENMASK(15, 14) 1713 #define PALETTE_10BIT_GREEN_MANT_MASK REG_GENMASK(13, 10) 1714 #define PALETTE_10BIT_GREEN_UDW_MASK REG_GENMASK(9, 8) 1715 #define PALETTE_10BIT_BLUE_EXP_MASK REG_GENMASK(7, 6) 1716 #define PALETTE_10BIT_BLUE_MANT_MASK REG_GENMASK(5, 2) 1717 #define PALETTE_10BIT_BLUE_UDW_MASK REG_GENMASK(1, 0) 1718 #define PALETTE(pipe, i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + \ 1719 _PICK_EVEN_2RANGES(pipe, 2, \ 1720 _PALETTE_A, _PALETTE_B, \ 1721 _CHV_PALETTE_C, _CHV_PALETTE_C) + \ 1722 (i) * 4) 1723 1724 #define PEG_BAND_GAP_DATA _MMIO(0x14d68) 1725 1726 #define BXT_RP_STATE_CAP _MMIO(0x138170) 1727 #define GEN9_RP_STATE_LIMITS _MMIO(0x138148) 1728 #define XEHPSDV_RP_STATE_CAP _MMIO(0x250014) 1729 #define PVC_RP_STATE_CAP _MMIO(0x281014) 1730 1731 #define MTL_RP_STATE_CAP _MMIO(0x138000) 1732 #define MTL_MEDIAP_STATE_CAP _MMIO(0x138020) 1733 #define MTL_RP0_CAP_MASK REG_GENMASK(8, 0) 1734 #define MTL_RPN_CAP_MASK REG_GENMASK(24, 16) 1735 1736 #define MTL_GT_RPE_FREQUENCY _MMIO(0x13800c) 1737 #define MTL_MPE_FREQUENCY _MMIO(0x13802c) 1738 #define MTL_RPE_MASK REG_GENMASK(8, 0) 1739 1740 #define GT0_PERF_LIMIT_REASONS _MMIO(0x1381a8) 1741 #define GT0_PERF_LIMIT_REASONS_MASK 0xde3 1742 #define PROCHOT_MASK REG_BIT(0) 1743 #define THERMAL_LIMIT_MASK REG_BIT(1) 1744 #define RATL_MASK REG_BIT(5) 1745 #define VR_THERMALERT_MASK REG_BIT(6) 1746 #define VR_TDC_MASK REG_BIT(7) 1747 #define POWER_LIMIT_4_MASK REG_BIT(8) 1748 #define POWER_LIMIT_1_MASK REG_BIT(10) 1749 #define POWER_LIMIT_2_MASK REG_BIT(11) 1750 #define GT0_PERF_LIMIT_REASONS_LOG_MASK REG_GENMASK(31, 16) 1751 #define MTL_MEDIA_PERF_LIMIT_REASONS _MMIO(0x138030) 1752 1753 #define CHV_CLK_CTL1 _MMIO(0x101100) 1754 #define VLV_CLK_CTL2 _MMIO(0x101104) 1755 #define CLK_CTL2_CZCOUNT_30NS_SHIFT 28 1756 1757 /* 1758 * Overlay regs 1759 */ 1760 1761 #define OVADD _MMIO(0x30000) 1762 #define DOVSTA _MMIO(0x30008) 1763 #define OC_BUF (0x3 << 20) 1764 #define OGAMC5 _MMIO(0x30010) 1765 #define OGAMC4 _MMIO(0x30014) 1766 #define OGAMC3 _MMIO(0x30018) 1767 #define OGAMC2 _MMIO(0x3001c) 1768 #define OGAMC1 _MMIO(0x30020) 1769 #define OGAMC0 _MMIO(0x30024) 1770 1771 /* 1772 * GEN9 clock gating regs 1773 */ 1774 #define GEN9_CLKGATE_DIS_0 _MMIO(0x46530) 1775 #define DARBF_GATING_DIS REG_BIT(27) 1776 #define MTL_PIPEDMC_GATING_DIS_A REG_BIT(15) 1777 #define MTL_PIPEDMC_GATING_DIS_B REG_BIT(14) 1778 #define PWM2_GATING_DIS REG_BIT(14) 1779 #define PWM1_GATING_DIS REG_BIT(13) 1780 1781 #define GEN9_CLKGATE_DIS_3 _MMIO(0x46538) 1782 #define TGL_VRH_GATING_DIS REG_BIT(31) 1783 #define DPT_GATING_DIS REG_BIT(22) 1784 1785 #define GEN9_CLKGATE_DIS_4 _MMIO(0x4653C) 1786 #define BXT_GMBUS_GATING_DIS (1 << 14) 1787 1788 #define GEN9_CLKGATE_DIS_5 _MMIO(0x46540) 1789 #define DPCE_GATING_DIS REG_BIT(17) 1790 1791 #define _CLKGATE_DIS_PSL_A 0x46520 1792 #define _CLKGATE_DIS_PSL_B 0x46524 1793 #define _CLKGATE_DIS_PSL_C 0x46528 1794 #define DUPS1_GATING_DIS (1 << 15) 1795 #define DUPS2_GATING_DIS (1 << 19) 1796 #define DUPS3_GATING_DIS (1 << 23) 1797 #define CURSOR_GATING_DIS REG_BIT(28) 1798 #define DPF_GATING_DIS (1 << 10) 1799 #define DPF_RAM_GATING_DIS (1 << 9) 1800 #define DPFR_GATING_DIS (1 << 8) 1801 1802 #define CLKGATE_DIS_PSL(pipe) \ 1803 _MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_A, _CLKGATE_DIS_PSL_B) 1804 1805 #define _CLKGATE_DIS_PSL_EXT_A 0x4654C 1806 #define _CLKGATE_DIS_PSL_EXT_B 0x46550 1807 #define PIPEDMC_GATING_DIS REG_BIT(12) 1808 1809 #define CLKGATE_DIS_PSL_EXT(pipe) \ 1810 _MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_EXT_A, _CLKGATE_DIS_PSL_EXT_B) 1811 1812 /* 1813 * Display engine regs 1814 */ 1815 1816 /* Pipe A CRC regs */ 1817 #define _PIPE_CRC_CTL_A 0x60050 1818 #define PIPE_CRC_ENABLE REG_BIT(31) 1819 /* skl+ source selection */ 1820 #define PIPE_CRC_SOURCE_MASK_SKL REG_GENMASK(30, 28) 1821 #define PIPE_CRC_SOURCE_PLANE_1_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 0) 1822 #define PIPE_CRC_SOURCE_PLANE_2_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 2) 1823 #define PIPE_CRC_SOURCE_DMUX_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 4) 1824 #define PIPE_CRC_SOURCE_PLANE_3_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 6) 1825 #define PIPE_CRC_SOURCE_PLANE_4_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 7) 1826 #define PIPE_CRC_SOURCE_PLANE_5_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 5) 1827 #define PIPE_CRC_SOURCE_PLANE_6_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 3) 1828 #define PIPE_CRC_SOURCE_PLANE_7_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 1) 1829 /* ivb+ source selection */ 1830 #define PIPE_CRC_SOURCE_MASK_IVB REG_GENMASK(30, 29) 1831 #define PIPE_CRC_SOURCE_PRIMARY_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 0) 1832 #define PIPE_CRC_SOURCE_SPRITE_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 1) 1833 #define PIPE_CRC_SOURCE_PF_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 2) 1834 /* ilk+ source selection */ 1835 #define PIPE_CRC_SOURCE_MASK_ILK REG_GENMASK(30, 28) 1836 #define PIPE_CRC_SOURCE_PRIMARY_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 0) 1837 #define PIPE_CRC_SOURCE_SPRITE_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 1) 1838 #define PIPE_CRC_SOURCE_PIPE_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 2) 1839 /* embedded DP port on the north display block */ 1840 #define PIPE_CRC_SOURCE_PORT_A_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 4) 1841 #define PIPE_CRC_SOURCE_FDI_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 5) 1842 /* vlv source selection */ 1843 #define PIPE_CRC_SOURCE_MASK_VLV REG_GENMASK(30, 27) 1844 #define PIPE_CRC_SOURCE_PIPE_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 0) 1845 #define PIPE_CRC_SOURCE_HDMIB_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 1) 1846 #define PIPE_CRC_SOURCE_HDMIC_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 2) 1847 /* with DP port the pipe source is invalid */ 1848 #define PIPE_CRC_SOURCE_DP_D_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 3) 1849 #define PIPE_CRC_SOURCE_DP_B_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 6) 1850 #define PIPE_CRC_SOURCE_DP_C_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 7) 1851 /* gen3+ source selection */ 1852 #define PIPE_CRC_SOURCE_MASK_I9XX REG_GENMASK(30, 28) 1853 #define PIPE_CRC_SOURCE_PIPE_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 0) 1854 #define PIPE_CRC_SOURCE_SDVOB_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 1) 1855 #define PIPE_CRC_SOURCE_SDVOC_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 2) 1856 /* with DP/TV port the pipe source is invalid */ 1857 #define PIPE_CRC_SOURCE_DP_D_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 3) 1858 #define PIPE_CRC_SOURCE_TV_PRE REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 4) 1859 #define PIPE_CRC_SOURCE_TV_POST REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 5) 1860 #define PIPE_CRC_SOURCE_DP_B_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 6) 1861 #define PIPE_CRC_SOURCE_DP_C_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 7) 1862 /* gen2 doesn't have source selection bits */ 1863 #define PIPE_CRC_INCLUDE_BORDER_I8XX REG_BIT(30) 1864 1865 #define _PIPE_CRC_RES_1_A_IVB 0x60064 1866 #define _PIPE_CRC_RES_2_A_IVB 0x60068 1867 #define _PIPE_CRC_RES_3_A_IVB 0x6006c 1868 #define _PIPE_CRC_RES_4_A_IVB 0x60070 1869 #define _PIPE_CRC_RES_5_A_IVB 0x60074 1870 1871 #define _PIPE_CRC_RES_RED_A 0x60060 1872 #define _PIPE_CRC_RES_GREEN_A 0x60064 1873 #define _PIPE_CRC_RES_BLUE_A 0x60068 1874 #define _PIPE_CRC_RES_RES1_A_I915 0x6006c 1875 #define _PIPE_CRC_RES_RES2_A_G4X 0x60080 1876 1877 /* Pipe B CRC regs */ 1878 #define _PIPE_CRC_RES_1_B_IVB 0x61064 1879 #define _PIPE_CRC_RES_2_B_IVB 0x61068 1880 #define _PIPE_CRC_RES_3_B_IVB 0x6106c 1881 #define _PIPE_CRC_RES_4_B_IVB 0x61070 1882 #define _PIPE_CRC_RES_5_B_IVB 0x61074 1883 1884 #define PIPE_CRC_CTL(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_CTL_A) 1885 #define PIPE_CRC_RES_1_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_1_A_IVB) 1886 #define PIPE_CRC_RES_2_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_2_A_IVB) 1887 #define PIPE_CRC_RES_3_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_3_A_IVB) 1888 #define PIPE_CRC_RES_4_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_4_A_IVB) 1889 #define PIPE_CRC_RES_5_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_5_A_IVB) 1890 1891 #define PIPE_CRC_RES_RED(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RED_A) 1892 #define PIPE_CRC_RES_GREEN(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_GREEN_A) 1893 #define PIPE_CRC_RES_BLUE(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_BLUE_A) 1894 #define PIPE_CRC_RES_RES1_I915(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES1_A_I915) 1895 #define PIPE_CRC_RES_RES2_G4X(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES2_A_G4X) 1896 1897 /* Pipe/transcoder A timing regs */ 1898 #define _TRANS_HTOTAL_A 0x60000 1899 #define HTOTAL_MASK REG_GENMASK(31, 16) 1900 #define HTOTAL(htotal) REG_FIELD_PREP(HTOTAL_MASK, (htotal)) 1901 #define HACTIVE_MASK REG_GENMASK(15, 0) 1902 #define HACTIVE(hdisplay) REG_FIELD_PREP(HACTIVE_MASK, (hdisplay)) 1903 #define _TRANS_HBLANK_A 0x60004 1904 #define HBLANK_END_MASK REG_GENMASK(31, 16) 1905 #define HBLANK_END(hblank_end) REG_FIELD_PREP(HBLANK_END_MASK, (hblank_end)) 1906 #define HBLANK_START_MASK REG_GENMASK(15, 0) 1907 #define HBLANK_START(hblank_start) REG_FIELD_PREP(HBLANK_START_MASK, (hblank_start)) 1908 #define _TRANS_HSYNC_A 0x60008 1909 #define HSYNC_END_MASK REG_GENMASK(31, 16) 1910 #define HSYNC_END(hsync_end) REG_FIELD_PREP(HSYNC_END_MASK, (hsync_end)) 1911 #define HSYNC_START_MASK REG_GENMASK(15, 0) 1912 #define HSYNC_START(hsync_start) REG_FIELD_PREP(HSYNC_START_MASK, (hsync_start)) 1913 #define _TRANS_VTOTAL_A 0x6000c 1914 #define VTOTAL_MASK REG_GENMASK(31, 16) 1915 #define VTOTAL(vtotal) REG_FIELD_PREP(VTOTAL_MASK, (vtotal)) 1916 #define VACTIVE_MASK REG_GENMASK(15, 0) 1917 #define VACTIVE(vdisplay) REG_FIELD_PREP(VACTIVE_MASK, (vdisplay)) 1918 #define _TRANS_VBLANK_A 0x60010 1919 #define VBLANK_END_MASK REG_GENMASK(31, 16) 1920 #define VBLANK_END(vblank_end) REG_FIELD_PREP(VBLANK_END_MASK, (vblank_end)) 1921 #define VBLANK_START_MASK REG_GENMASK(15, 0) 1922 #define VBLANK_START(vblank_start) REG_FIELD_PREP(VBLANK_START_MASK, (vblank_start)) 1923 #define _TRANS_VSYNC_A 0x60014 1924 #define VSYNC_END_MASK REG_GENMASK(31, 16) 1925 #define VSYNC_END(vsync_end) REG_FIELD_PREP(VSYNC_END_MASK, (vsync_end)) 1926 #define VSYNC_START_MASK REG_GENMASK(15, 0) 1927 #define VSYNC_START(vsync_start) REG_FIELD_PREP(VSYNC_START_MASK, (vsync_start)) 1928 #define _TRANS_EXITLINE_A 0x60018 1929 #define _PIPEASRC 0x6001c 1930 #define PIPESRC_WIDTH_MASK REG_GENMASK(31, 16) 1931 #define PIPESRC_WIDTH(w) REG_FIELD_PREP(PIPESRC_WIDTH_MASK, (w)) 1932 #define PIPESRC_HEIGHT_MASK REG_GENMASK(15, 0) 1933 #define PIPESRC_HEIGHT(h) REG_FIELD_PREP(PIPESRC_HEIGHT_MASK, (h)) 1934 #define _BCLRPAT_A 0x60020 1935 #define _TRANS_VSYNCSHIFT_A 0x60028 1936 #define _TRANS_MULT_A 0x6002c 1937 1938 /* Pipe/transcoder B timing regs */ 1939 #define _TRANS_HTOTAL_B 0x61000 1940 #define _TRANS_HBLANK_B 0x61004 1941 #define _TRANS_HSYNC_B 0x61008 1942 #define _TRANS_VTOTAL_B 0x6100c 1943 #define _TRANS_VBLANK_B 0x61010 1944 #define _TRANS_VSYNC_B 0x61014 1945 #define _PIPEBSRC 0x6101c 1946 #define _BCLRPAT_B 0x61020 1947 #define _TRANS_VSYNCSHIFT_B 0x61028 1948 #define _TRANS_MULT_B 0x6102c 1949 1950 /* DSI 0 timing regs */ 1951 #define _TRANS_HTOTAL_DSI0 0x6b000 1952 #define _TRANS_HSYNC_DSI0 0x6b008 1953 #define _TRANS_VTOTAL_DSI0 0x6b00c 1954 #define _TRANS_VSYNC_DSI0 0x6b014 1955 #define _TRANS_VSYNCSHIFT_DSI0 0x6b028 1956 1957 /* DSI 1 timing regs */ 1958 #define _TRANS_HTOTAL_DSI1 0x6b800 1959 #define _TRANS_HSYNC_DSI1 0x6b808 1960 #define _TRANS_VTOTAL_DSI1 0x6b80c 1961 #define _TRANS_VSYNC_DSI1 0x6b814 1962 #define _TRANS_VSYNCSHIFT_DSI1 0x6b828 1963 1964 #define TRANSCODER_A_OFFSET 0x60000 1965 #define TRANSCODER_B_OFFSET 0x61000 1966 #define TRANSCODER_C_OFFSET 0x62000 1967 #define CHV_TRANSCODER_C_OFFSET 0x63000 1968 #define TRANSCODER_D_OFFSET 0x63000 1969 #define TRANSCODER_EDP_OFFSET 0x6f000 1970 #define TRANSCODER_DSI0_OFFSET 0x6b000 1971 #define TRANSCODER_DSI1_OFFSET 0x6b800 1972 1973 #define TRANS_HTOTAL(trans) _MMIO_TRANS2((trans), _TRANS_HTOTAL_A) 1974 #define TRANS_HBLANK(trans) _MMIO_TRANS2((trans), _TRANS_HBLANK_A) 1975 #define TRANS_HSYNC(trans) _MMIO_TRANS2((trans), _TRANS_HSYNC_A) 1976 #define TRANS_VTOTAL(trans) _MMIO_TRANS2((trans), _TRANS_VTOTAL_A) 1977 #define TRANS_VBLANK(trans) _MMIO_TRANS2((trans), _TRANS_VBLANK_A) 1978 #define TRANS_VSYNC(trans) _MMIO_TRANS2((trans), _TRANS_VSYNC_A) 1979 #define BCLRPAT(trans) _MMIO_TRANS2((trans), _BCLRPAT_A) 1980 #define TRANS_VSYNCSHIFT(trans) _MMIO_TRANS2((trans), _TRANS_VSYNCSHIFT_A) 1981 #define PIPESRC(pipe) _MMIO_TRANS2((pipe), _PIPEASRC) 1982 #define TRANS_MULT(trans) _MMIO_TRANS2((trans), _TRANS_MULT_A) 1983 1984 /* VRR registers */ 1985 #define _TRANS_VRR_CTL_A 0x60420 1986 #define _TRANS_VRR_CTL_B 0x61420 1987 #define _TRANS_VRR_CTL_C 0x62420 1988 #define _TRANS_VRR_CTL_D 0x63420 1989 #define TRANS_VRR_CTL(trans) _MMIO_TRANS2(trans, _TRANS_VRR_CTL_A) 1990 #define VRR_CTL_VRR_ENABLE REG_BIT(31) 1991 #define VRR_CTL_IGN_MAX_SHIFT REG_BIT(30) 1992 #define VRR_CTL_FLIP_LINE_EN REG_BIT(29) 1993 #define VRR_CTL_PIPELINE_FULL_MASK REG_GENMASK(10, 3) 1994 #define VRR_CTL_PIPELINE_FULL(x) REG_FIELD_PREP(VRR_CTL_PIPELINE_FULL_MASK, (x)) 1995 #define VRR_CTL_PIPELINE_FULL_OVERRIDE REG_BIT(0) 1996 #define XELPD_VRR_CTL_VRR_GUARDBAND_MASK REG_GENMASK(15, 0) 1997 #define XELPD_VRR_CTL_VRR_GUARDBAND(x) REG_FIELD_PREP(XELPD_VRR_CTL_VRR_GUARDBAND_MASK, (x)) 1998 1999 #define _TRANS_VRR_VMAX_A 0x60424 2000 #define _TRANS_VRR_VMAX_B 0x61424 2001 #define _TRANS_VRR_VMAX_C 0x62424 2002 #define _TRANS_VRR_VMAX_D 0x63424 2003 #define TRANS_VRR_VMAX(trans) _MMIO_TRANS2(trans, _TRANS_VRR_VMAX_A) 2004 #define VRR_VMAX_MASK REG_GENMASK(19, 0) 2005 2006 #define _TRANS_VRR_VMIN_A 0x60434 2007 #define _TRANS_VRR_VMIN_B 0x61434 2008 #define _TRANS_VRR_VMIN_C 0x62434 2009 #define _TRANS_VRR_VMIN_D 0x63434 2010 #define TRANS_VRR_VMIN(trans) _MMIO_TRANS2(trans, _TRANS_VRR_VMIN_A) 2011 #define VRR_VMIN_MASK REG_GENMASK(15, 0) 2012 2013 #define _TRANS_VRR_VMAXSHIFT_A 0x60428 2014 #define _TRANS_VRR_VMAXSHIFT_B 0x61428 2015 #define _TRANS_VRR_VMAXSHIFT_C 0x62428 2016 #define _TRANS_VRR_VMAXSHIFT_D 0x63428 2017 #define TRANS_VRR_VMAXSHIFT(trans) _MMIO_TRANS2(trans, \ 2018 _TRANS_VRR_VMAXSHIFT_A) 2019 #define VRR_VMAXSHIFT_DEC_MASK REG_GENMASK(29, 16) 2020 #define VRR_VMAXSHIFT_DEC REG_BIT(16) 2021 #define VRR_VMAXSHIFT_INC_MASK REG_GENMASK(12, 0) 2022 2023 #define _TRANS_VRR_STATUS_A 0x6042C 2024 #define _TRANS_VRR_STATUS_B 0x6142C 2025 #define _TRANS_VRR_STATUS_C 0x6242C 2026 #define _TRANS_VRR_STATUS_D 0x6342C 2027 #define TRANS_VRR_STATUS(trans) _MMIO_TRANS2(trans, _TRANS_VRR_STATUS_A) 2028 #define VRR_STATUS_VMAX_REACHED REG_BIT(31) 2029 #define VRR_STATUS_NOFLIP_TILL_BNDR REG_BIT(30) 2030 #define VRR_STATUS_FLIP_BEF_BNDR REG_BIT(29) 2031 #define VRR_STATUS_NO_FLIP_FRAME REG_BIT(28) 2032 #define VRR_STATUS_VRR_EN_LIVE REG_BIT(27) 2033 #define VRR_STATUS_FLIPS_SERVICED REG_BIT(26) 2034 #define VRR_STATUS_VBLANK_MASK REG_GENMASK(22, 20) 2035 #define STATUS_FSM_IDLE REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 0) 2036 #define STATUS_FSM_WAIT_TILL_FDB REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 1) 2037 #define STATUS_FSM_WAIT_TILL_FS REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 2) 2038 #define STATUS_FSM_WAIT_TILL_FLIP REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 3) 2039 #define STATUS_FSM_PIPELINE_FILL REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 4) 2040 #define STATUS_FSM_ACTIVE REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 5) 2041 #define STATUS_FSM_LEGACY_VBLANK REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 6) 2042 2043 #define _TRANS_VRR_VTOTAL_PREV_A 0x60480 2044 #define _TRANS_VRR_VTOTAL_PREV_B 0x61480 2045 #define _TRANS_VRR_VTOTAL_PREV_C 0x62480 2046 #define _TRANS_VRR_VTOTAL_PREV_D 0x63480 2047 #define TRANS_VRR_VTOTAL_PREV(trans) _MMIO_TRANS2(trans, \ 2048 _TRANS_VRR_VTOTAL_PREV_A) 2049 #define VRR_VTOTAL_FLIP_BEFR_BNDR REG_BIT(31) 2050 #define VRR_VTOTAL_FLIP_AFTER_BNDR REG_BIT(30) 2051 #define VRR_VTOTAL_FLIP_AFTER_DBLBUF REG_BIT(29) 2052 #define VRR_VTOTAL_PREV_FRAME_MASK REG_GENMASK(19, 0) 2053 2054 #define _TRANS_VRR_FLIPLINE_A 0x60438 2055 #define _TRANS_VRR_FLIPLINE_B 0x61438 2056 #define _TRANS_VRR_FLIPLINE_C 0x62438 2057 #define _TRANS_VRR_FLIPLINE_D 0x63438 2058 #define TRANS_VRR_FLIPLINE(trans) _MMIO_TRANS2(trans, \ 2059 _TRANS_VRR_FLIPLINE_A) 2060 #define VRR_FLIPLINE_MASK REG_GENMASK(19, 0) 2061 2062 #define _TRANS_VRR_STATUS2_A 0x6043C 2063 #define _TRANS_VRR_STATUS2_B 0x6143C 2064 #define _TRANS_VRR_STATUS2_C 0x6243C 2065 #define _TRANS_VRR_STATUS2_D 0x6343C 2066 #define TRANS_VRR_STATUS2(trans) _MMIO_TRANS2(trans, _TRANS_VRR_STATUS2_A) 2067 #define VRR_STATUS2_VERT_LN_CNT_MASK REG_GENMASK(19, 0) 2068 2069 #define _TRANS_PUSH_A 0x60A70 2070 #define _TRANS_PUSH_B 0x61A70 2071 #define _TRANS_PUSH_C 0x62A70 2072 #define _TRANS_PUSH_D 0x63A70 2073 #define TRANS_PUSH(trans) _MMIO_TRANS2(trans, _TRANS_PUSH_A) 2074 #define TRANS_PUSH_EN REG_BIT(31) 2075 #define TRANS_PUSH_SEND REG_BIT(30) 2076 2077 /* VGA port control */ 2078 #define ADPA _MMIO(0x61100) 2079 #define PCH_ADPA _MMIO(0xe1100) 2080 #define VLV_ADPA _MMIO(VLV_DISPLAY_BASE + 0x61100) 2081 2082 #define ADPA_DAC_ENABLE (1 << 31) 2083 #define ADPA_DAC_DISABLE 0 2084 #define ADPA_PIPE_SEL_SHIFT 30 2085 #define ADPA_PIPE_SEL_MASK (1 << 30) 2086 #define ADPA_PIPE_SEL(pipe) ((pipe) << 30) 2087 #define ADPA_PIPE_SEL_SHIFT_CPT 29 2088 #define ADPA_PIPE_SEL_MASK_CPT (3 << 29) 2089 #define ADPA_PIPE_SEL_CPT(pipe) ((pipe) << 29) 2090 #define ADPA_CRT_HOTPLUG_MASK 0x03ff0000 /* bit 25-16 */ 2091 #define ADPA_CRT_HOTPLUG_MONITOR_NONE (0 << 24) 2092 #define ADPA_CRT_HOTPLUG_MONITOR_MASK (3 << 24) 2093 #define ADPA_CRT_HOTPLUG_MONITOR_COLOR (3 << 24) 2094 #define ADPA_CRT_HOTPLUG_MONITOR_MONO (2 << 24) 2095 #define ADPA_CRT_HOTPLUG_ENABLE (1 << 23) 2096 #define ADPA_CRT_HOTPLUG_PERIOD_64 (0 << 22) 2097 #define ADPA_CRT_HOTPLUG_PERIOD_128 (1 << 22) 2098 #define ADPA_CRT_HOTPLUG_WARMUP_5MS (0 << 21) 2099 #define ADPA_CRT_HOTPLUG_WARMUP_10MS (1 << 21) 2100 #define ADPA_CRT_HOTPLUG_SAMPLE_2S (0 << 20) 2101 #define ADPA_CRT_HOTPLUG_SAMPLE_4S (1 << 20) 2102 #define ADPA_CRT_HOTPLUG_VOLTAGE_40 (0 << 18) 2103 #define ADPA_CRT_HOTPLUG_VOLTAGE_50 (1 << 18) 2104 #define ADPA_CRT_HOTPLUG_VOLTAGE_60 (2 << 18) 2105 #define ADPA_CRT_HOTPLUG_VOLTAGE_70 (3 << 18) 2106 #define ADPA_CRT_HOTPLUG_VOLREF_325MV (0 << 17) 2107 #define ADPA_CRT_HOTPLUG_VOLREF_475MV (1 << 17) 2108 #define ADPA_CRT_HOTPLUG_FORCE_TRIGGER (1 << 16) 2109 #define ADPA_USE_VGA_HVPOLARITY (1 << 15) 2110 #define ADPA_SETS_HVPOLARITY 0 2111 #define ADPA_VSYNC_CNTL_DISABLE (1 << 10) 2112 #define ADPA_VSYNC_CNTL_ENABLE 0 2113 #define ADPA_HSYNC_CNTL_DISABLE (1 << 11) 2114 #define ADPA_HSYNC_CNTL_ENABLE 0 2115 #define ADPA_VSYNC_ACTIVE_HIGH (1 << 4) 2116 #define ADPA_VSYNC_ACTIVE_LOW 0 2117 #define ADPA_HSYNC_ACTIVE_HIGH (1 << 3) 2118 #define ADPA_HSYNC_ACTIVE_LOW 0 2119 #define ADPA_DPMS_MASK (~(3 << 10)) 2120 #define ADPA_DPMS_ON (0 << 10) 2121 #define ADPA_DPMS_SUSPEND (1 << 10) 2122 #define ADPA_DPMS_STANDBY (2 << 10) 2123 #define ADPA_DPMS_OFF (3 << 10) 2124 2125 2126 /* Hotplug control (945+ only) */ 2127 #define PORT_HOTPLUG_EN _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61110) 2128 #define PORTB_HOTPLUG_INT_EN (1 << 29) 2129 #define PORTC_HOTPLUG_INT_EN (1 << 28) 2130 #define PORTD_HOTPLUG_INT_EN (1 << 27) 2131 #define SDVOB_HOTPLUG_INT_EN (1 << 26) 2132 #define SDVOC_HOTPLUG_INT_EN (1 << 25) 2133 #define TV_HOTPLUG_INT_EN (1 << 18) 2134 #define CRT_HOTPLUG_INT_EN (1 << 9) 2135 #define HOTPLUG_INT_EN_MASK (PORTB_HOTPLUG_INT_EN | \ 2136 PORTC_HOTPLUG_INT_EN | \ 2137 PORTD_HOTPLUG_INT_EN | \ 2138 SDVOC_HOTPLUG_INT_EN | \ 2139 SDVOB_HOTPLUG_INT_EN | \ 2140 CRT_HOTPLUG_INT_EN) 2141 #define CRT_HOTPLUG_FORCE_DETECT (1 << 3) 2142 #define CRT_HOTPLUG_ACTIVATION_PERIOD_32 (0 << 8) 2143 /* must use period 64 on GM45 according to docs */ 2144 #define CRT_HOTPLUG_ACTIVATION_PERIOD_64 (1 << 8) 2145 #define CRT_HOTPLUG_DAC_ON_TIME_2M (0 << 7) 2146 #define CRT_HOTPLUG_DAC_ON_TIME_4M (1 << 7) 2147 #define CRT_HOTPLUG_VOLTAGE_COMPARE_40 (0 << 5) 2148 #define CRT_HOTPLUG_VOLTAGE_COMPARE_50 (1 << 5) 2149 #define CRT_HOTPLUG_VOLTAGE_COMPARE_60 (2 << 5) 2150 #define CRT_HOTPLUG_VOLTAGE_COMPARE_70 (3 << 5) 2151 #define CRT_HOTPLUG_VOLTAGE_COMPARE_MASK (3 << 5) 2152 #define CRT_HOTPLUG_DETECT_DELAY_1G (0 << 4) 2153 #define CRT_HOTPLUG_DETECT_DELAY_2G (1 << 4) 2154 #define CRT_HOTPLUG_DETECT_VOLTAGE_325MV (0 << 2) 2155 #define CRT_HOTPLUG_DETECT_VOLTAGE_475MV (1 << 2) 2156 2157 #define PORT_HOTPLUG_STAT _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114) 2158 /* HDMI/DP bits are g4x+ */ 2159 #define PORTD_HOTPLUG_LIVE_STATUS_G4X (1 << 27) 2160 #define PORTC_HOTPLUG_LIVE_STATUS_G4X (1 << 28) 2161 #define PORTB_HOTPLUG_LIVE_STATUS_G4X (1 << 29) 2162 #define PORTD_HOTPLUG_INT_STATUS (3 << 21) 2163 #define PORTD_HOTPLUG_INT_LONG_PULSE (2 << 21) 2164 #define PORTD_HOTPLUG_INT_SHORT_PULSE (1 << 21) 2165 #define PORTC_HOTPLUG_INT_STATUS (3 << 19) 2166 #define PORTC_HOTPLUG_INT_LONG_PULSE (2 << 19) 2167 #define PORTC_HOTPLUG_INT_SHORT_PULSE (1 << 19) 2168 #define PORTB_HOTPLUG_INT_STATUS (3 << 17) 2169 #define PORTB_HOTPLUG_INT_LONG_PULSE (2 << 17) 2170 #define PORTB_HOTPLUG_INT_SHORT_PLUSE (1 << 17) 2171 /* CRT/TV common between gen3+ */ 2172 #define CRT_HOTPLUG_INT_STATUS (1 << 11) 2173 #define TV_HOTPLUG_INT_STATUS (1 << 10) 2174 #define CRT_HOTPLUG_MONITOR_MASK (3 << 8) 2175 #define CRT_HOTPLUG_MONITOR_COLOR (3 << 8) 2176 #define CRT_HOTPLUG_MONITOR_MONO (2 << 8) 2177 #define CRT_HOTPLUG_MONITOR_NONE (0 << 8) 2178 #define DP_AUX_CHANNEL_D_INT_STATUS_G4X (1 << 6) 2179 #define DP_AUX_CHANNEL_C_INT_STATUS_G4X (1 << 5) 2180 #define DP_AUX_CHANNEL_B_INT_STATUS_G4X (1 << 4) 2181 #define DP_AUX_CHANNEL_MASK_INT_STATUS_G4X (7 << 4) 2182 2183 /* SDVO is different across gen3/4 */ 2184 #define SDVOC_HOTPLUG_INT_STATUS_G4X (1 << 3) 2185 #define SDVOB_HOTPLUG_INT_STATUS_G4X (1 << 2) 2186 /* 2187 * Bspec seems to be seriously misleaded about the SDVO hpd bits on i965g/gm, 2188 * since reality corrobates that they're the same as on gen3. But keep these 2189 * bits here (and the comment!) to help any other lost wanderers back onto the 2190 * right tracks. 2191 */ 2192 #define SDVOC_HOTPLUG_INT_STATUS_I965 (3 << 4) 2193 #define SDVOB_HOTPLUG_INT_STATUS_I965 (3 << 2) 2194 #define SDVOC_HOTPLUG_INT_STATUS_I915 (1 << 7) 2195 #define SDVOB_HOTPLUG_INT_STATUS_I915 (1 << 6) 2196 #define HOTPLUG_INT_STATUS_G4X (CRT_HOTPLUG_INT_STATUS | \ 2197 SDVOB_HOTPLUG_INT_STATUS_G4X | \ 2198 SDVOC_HOTPLUG_INT_STATUS_G4X | \ 2199 PORTB_HOTPLUG_INT_STATUS | \ 2200 PORTC_HOTPLUG_INT_STATUS | \ 2201 PORTD_HOTPLUG_INT_STATUS) 2202 2203 #define HOTPLUG_INT_STATUS_I915 (CRT_HOTPLUG_INT_STATUS | \ 2204 SDVOB_HOTPLUG_INT_STATUS_I915 | \ 2205 SDVOC_HOTPLUG_INT_STATUS_I915 | \ 2206 PORTB_HOTPLUG_INT_STATUS | \ 2207 PORTC_HOTPLUG_INT_STATUS | \ 2208 PORTD_HOTPLUG_INT_STATUS) 2209 2210 /* SDVO and HDMI port control. 2211 * The same register may be used for SDVO or HDMI */ 2212 #define _GEN3_SDVOB 0x61140 2213 #define _GEN3_SDVOC 0x61160 2214 #define GEN3_SDVOB _MMIO(_GEN3_SDVOB) 2215 #define GEN3_SDVOC _MMIO(_GEN3_SDVOC) 2216 #define GEN4_HDMIB GEN3_SDVOB 2217 #define GEN4_HDMIC GEN3_SDVOC 2218 #define VLV_HDMIB _MMIO(VLV_DISPLAY_BASE + 0x61140) 2219 #define VLV_HDMIC _MMIO(VLV_DISPLAY_BASE + 0x61160) 2220 #define CHV_HDMID _MMIO(VLV_DISPLAY_BASE + 0x6116C) 2221 #define PCH_SDVOB _MMIO(0xe1140) 2222 #define PCH_HDMIB PCH_SDVOB 2223 #define PCH_HDMIC _MMIO(0xe1150) 2224 #define PCH_HDMID _MMIO(0xe1160) 2225 2226 #define PORT_DFT_I9XX _MMIO(0x61150) 2227 #define DC_BALANCE_RESET (1 << 25) 2228 #define PORT_DFT2_G4X _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61154) 2229 #define DC_BALANCE_RESET_VLV (1 << 31) 2230 #define PIPE_SCRAMBLE_RESET_MASK ((1 << 14) | (0x3 << 0)) 2231 #define PIPE_C_SCRAMBLE_RESET REG_BIT(14) /* chv */ 2232 #define PIPE_B_SCRAMBLE_RESET REG_BIT(1) 2233 #define PIPE_A_SCRAMBLE_RESET REG_BIT(0) 2234 2235 /* Gen 3 SDVO bits: */ 2236 #define SDVO_ENABLE (1 << 31) 2237 #define SDVO_PIPE_SEL_SHIFT 30 2238 #define SDVO_PIPE_SEL_MASK (1 << 30) 2239 #define SDVO_PIPE_SEL(pipe) ((pipe) << 30) 2240 #define SDVO_STALL_SELECT (1 << 29) 2241 #define SDVO_INTERRUPT_ENABLE (1 << 26) 2242 /* 2243 * 915G/GM SDVO pixel multiplier. 2244 * Programmed value is multiplier - 1, up to 5x. 2245 * \sa DPLL_MD_UDI_MULTIPLIER_MASK 2246 */ 2247 #define SDVO_PORT_MULTIPLY_MASK (7 << 23) 2248 #define SDVO_PORT_MULTIPLY_SHIFT 23 2249 #define SDVO_PHASE_SELECT_MASK (15 << 19) 2250 #define SDVO_PHASE_SELECT_DEFAULT (6 << 19) 2251 #define SDVO_CLOCK_OUTPUT_INVERT (1 << 18) 2252 #define SDVOC_GANG_MODE (1 << 16) /* Port C only */ 2253 #define SDVO_BORDER_ENABLE (1 << 7) /* SDVO only */ 2254 #define SDVOB_PCIE_CONCURRENCY (1 << 3) /* Port B only */ 2255 #define SDVO_DETECTED (1 << 2) 2256 /* Bits to be preserved when writing */ 2257 #define SDVOB_PRESERVE_MASK ((1 << 17) | (1 << 16) | (1 << 14) | \ 2258 SDVO_INTERRUPT_ENABLE) 2259 #define SDVOC_PRESERVE_MASK ((1 << 17) | SDVO_INTERRUPT_ENABLE) 2260 2261 /* Gen 4 SDVO/HDMI bits: */ 2262 #define SDVO_COLOR_FORMAT_8bpc (0 << 26) 2263 #define SDVO_COLOR_FORMAT_MASK (7 << 26) 2264 #define SDVO_ENCODING_SDVO (0 << 10) 2265 #define SDVO_ENCODING_HDMI (2 << 10) 2266 #define HDMI_MODE_SELECT_HDMI (1 << 9) /* HDMI only */ 2267 #define HDMI_MODE_SELECT_DVI (0 << 9) /* HDMI only */ 2268 #define HDMI_COLOR_RANGE_16_235 (1 << 8) /* HDMI only */ 2269 #define HDMI_AUDIO_ENABLE (1 << 6) /* HDMI only */ 2270 /* VSYNC/HSYNC bits new with 965, default is to be set */ 2271 #define SDVO_VSYNC_ACTIVE_HIGH (1 << 4) 2272 #define SDVO_HSYNC_ACTIVE_HIGH (1 << 3) 2273 2274 /* Gen 5 (IBX) SDVO/HDMI bits: */ 2275 #define HDMI_COLOR_FORMAT_12bpc (3 << 26) /* HDMI only */ 2276 #define SDVOB_HOTPLUG_ENABLE (1 << 23) /* SDVO only */ 2277 2278 /* Gen 6 (CPT) SDVO/HDMI bits: */ 2279 #define SDVO_PIPE_SEL_SHIFT_CPT 29 2280 #define SDVO_PIPE_SEL_MASK_CPT (3 << 29) 2281 #define SDVO_PIPE_SEL_CPT(pipe) ((pipe) << 29) 2282 2283 /* CHV SDVO/HDMI bits: */ 2284 #define SDVO_PIPE_SEL_SHIFT_CHV 24 2285 #define SDVO_PIPE_SEL_MASK_CHV (3 << 24) 2286 #define SDVO_PIPE_SEL_CHV(pipe) ((pipe) << 24) 2287 2288 /* Video Data Island Packet control */ 2289 #define VIDEO_DIP_DATA _MMIO(0x61178) 2290 /* Read the description of VIDEO_DIP_DATA (before Haswell) or VIDEO_DIP_ECC 2291 * (Haswell and newer) to see which VIDEO_DIP_DATA byte corresponds to each byte 2292 * of the infoframe structure specified by CEA-861. */ 2293 #define VIDEO_DIP_DATA_SIZE 32 2294 #define VIDEO_DIP_GMP_DATA_SIZE 36 2295 #define VIDEO_DIP_VSC_DATA_SIZE 36 2296 #define VIDEO_DIP_PPS_DATA_SIZE 132 2297 #define VIDEO_DIP_CTL _MMIO(0x61170) 2298 /* Pre HSW: */ 2299 #define VIDEO_DIP_ENABLE (1 << 31) 2300 #define VIDEO_DIP_PORT(port) ((port) << 29) 2301 #define VIDEO_DIP_PORT_MASK (3 << 29) 2302 #define VIDEO_DIP_ENABLE_GCP (1 << 25) /* ilk+ */ 2303 #define VIDEO_DIP_ENABLE_AVI (1 << 21) 2304 #define VIDEO_DIP_ENABLE_VENDOR (2 << 21) 2305 #define VIDEO_DIP_ENABLE_GAMUT (4 << 21) /* ilk+ */ 2306 #define VIDEO_DIP_ENABLE_SPD (8 << 21) 2307 #define VIDEO_DIP_SELECT_AVI (0 << 19) 2308 #define VIDEO_DIP_SELECT_VENDOR (1 << 19) 2309 #define VIDEO_DIP_SELECT_GAMUT (2 << 19) 2310 #define VIDEO_DIP_SELECT_SPD (3 << 19) 2311 #define VIDEO_DIP_SELECT_MASK (3 << 19) 2312 #define VIDEO_DIP_FREQ_ONCE (0 << 16) 2313 #define VIDEO_DIP_FREQ_VSYNC (1 << 16) 2314 #define VIDEO_DIP_FREQ_2VSYNC (2 << 16) 2315 #define VIDEO_DIP_FREQ_MASK (3 << 16) 2316 /* HSW and later: */ 2317 #define VIDEO_DIP_ENABLE_DRM_GLK (1 << 28) 2318 #define PSR_VSC_BIT_7_SET (1 << 27) 2319 #define VSC_SELECT_MASK (0x3 << 25) 2320 #define VSC_SELECT_SHIFT 25 2321 #define VSC_DIP_HW_HEA_DATA (0 << 25) 2322 #define VSC_DIP_HW_HEA_SW_DATA (1 << 25) 2323 #define VSC_DIP_HW_DATA_SW_HEA (2 << 25) 2324 #define VSC_DIP_SW_HEA_DATA (3 << 25) 2325 #define VDIP_ENABLE_PPS (1 << 24) 2326 #define VIDEO_DIP_ENABLE_VSC_HSW (1 << 20) 2327 #define VIDEO_DIP_ENABLE_GCP_HSW (1 << 16) 2328 #define VIDEO_DIP_ENABLE_AVI_HSW (1 << 12) 2329 #define VIDEO_DIP_ENABLE_VS_HSW (1 << 8) 2330 #define VIDEO_DIP_ENABLE_GMP_HSW (1 << 4) 2331 #define VIDEO_DIP_ENABLE_SPD_HSW (1 << 0) 2332 2333 /* Panel fitting */ 2334 #define PFIT_CONTROL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230) 2335 #define PFIT_ENABLE (1 << 31) 2336 #define PFIT_PIPE_MASK (3 << 29) 2337 #define PFIT_PIPE_SHIFT 29 2338 #define PFIT_PIPE(pipe) ((pipe) << 29) 2339 #define VERT_INTERP_DISABLE (0 << 10) 2340 #define VERT_INTERP_BILINEAR (1 << 10) 2341 #define VERT_INTERP_MASK (3 << 10) 2342 #define VERT_AUTO_SCALE (1 << 9) 2343 #define HORIZ_INTERP_DISABLE (0 << 6) 2344 #define HORIZ_INTERP_BILINEAR (1 << 6) 2345 #define HORIZ_INTERP_MASK (3 << 6) 2346 #define HORIZ_AUTO_SCALE (1 << 5) 2347 #define PANEL_8TO6_DITHER_ENABLE (1 << 3) 2348 #define PFIT_FILTER_FUZZY (0 << 24) 2349 #define PFIT_SCALING_AUTO (0 << 26) 2350 #define PFIT_SCALING_PROGRAMMED (1 << 26) 2351 #define PFIT_SCALING_PILLAR (2 << 26) 2352 #define PFIT_SCALING_LETTER (3 << 26) 2353 #define PFIT_PGM_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61234) 2354 /* Pre-965 */ 2355 #define PFIT_VERT_SCALE_SHIFT 20 2356 #define PFIT_VERT_SCALE_MASK 0xfff00000 2357 #define PFIT_HORIZ_SCALE_SHIFT 4 2358 #define PFIT_HORIZ_SCALE_MASK 0x0000fff0 2359 /* 965+ */ 2360 #define PFIT_VERT_SCALE_SHIFT_965 16 2361 #define PFIT_VERT_SCALE_MASK_965 0x1fff0000 2362 #define PFIT_HORIZ_SCALE_SHIFT_965 0 2363 #define PFIT_HORIZ_SCALE_MASK_965 0x00001fff 2364 2365 #define PFIT_AUTO_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61238) 2366 2367 #define PCH_GTC_CTL _MMIO(0xe7000) 2368 #define PCH_GTC_ENABLE (1 << 31) 2369 2370 /* Display Port */ 2371 #define DP_A _MMIO(0x64000) /* eDP */ 2372 #define DP_B _MMIO(0x64100) 2373 #define DP_C _MMIO(0x64200) 2374 #define DP_D _MMIO(0x64300) 2375 2376 #define VLV_DP_B _MMIO(VLV_DISPLAY_BASE + 0x64100) 2377 #define VLV_DP_C _MMIO(VLV_DISPLAY_BASE + 0x64200) 2378 #define CHV_DP_D _MMIO(VLV_DISPLAY_BASE + 0x64300) 2379 2380 #define DP_PORT_EN (1 << 31) 2381 #define DP_PIPE_SEL_SHIFT 30 2382 #define DP_PIPE_SEL_MASK (1 << 30) 2383 #define DP_PIPE_SEL(pipe) ((pipe) << 30) 2384 #define DP_PIPE_SEL_SHIFT_IVB 29 2385 #define DP_PIPE_SEL_MASK_IVB (3 << 29) 2386 #define DP_PIPE_SEL_IVB(pipe) ((pipe) << 29) 2387 #define DP_PIPE_SEL_SHIFT_CHV 16 2388 #define DP_PIPE_SEL_MASK_CHV (3 << 16) 2389 #define DP_PIPE_SEL_CHV(pipe) ((pipe) << 16) 2390 2391 /* Link training mode - select a suitable mode for each stage */ 2392 #define DP_LINK_TRAIN_PAT_1 (0 << 28) 2393 #define DP_LINK_TRAIN_PAT_2 (1 << 28) 2394 #define DP_LINK_TRAIN_PAT_IDLE (2 << 28) 2395 #define DP_LINK_TRAIN_OFF (3 << 28) 2396 #define DP_LINK_TRAIN_MASK (3 << 28) 2397 #define DP_LINK_TRAIN_SHIFT 28 2398 2399 /* CPT Link training mode */ 2400 #define DP_LINK_TRAIN_PAT_1_CPT (0 << 8) 2401 #define DP_LINK_TRAIN_PAT_2_CPT (1 << 8) 2402 #define DP_LINK_TRAIN_PAT_IDLE_CPT (2 << 8) 2403 #define DP_LINK_TRAIN_OFF_CPT (3 << 8) 2404 #define DP_LINK_TRAIN_MASK_CPT (7 << 8) 2405 #define DP_LINK_TRAIN_SHIFT_CPT 8 2406 2407 /* Signal voltages. These are mostly controlled by the other end */ 2408 #define DP_VOLTAGE_0_4 (0 << 25) 2409 #define DP_VOLTAGE_0_6 (1 << 25) 2410 #define DP_VOLTAGE_0_8 (2 << 25) 2411 #define DP_VOLTAGE_1_2 (3 << 25) 2412 #define DP_VOLTAGE_MASK (7 << 25) 2413 #define DP_VOLTAGE_SHIFT 25 2414 2415 /* Signal pre-emphasis levels, like voltages, the other end tells us what 2416 * they want 2417 */ 2418 #define DP_PRE_EMPHASIS_0 (0 << 22) 2419 #define DP_PRE_EMPHASIS_3_5 (1 << 22) 2420 #define DP_PRE_EMPHASIS_6 (2 << 22) 2421 #define DP_PRE_EMPHASIS_9_5 (3 << 22) 2422 #define DP_PRE_EMPHASIS_MASK (7 << 22) 2423 #define DP_PRE_EMPHASIS_SHIFT 22 2424 2425 /* How many wires to use. I guess 3 was too hard */ 2426 #define DP_PORT_WIDTH(width) (((width) - 1) << 19) 2427 #define DP_PORT_WIDTH_MASK (7 << 19) 2428 #define DP_PORT_WIDTH_SHIFT 19 2429 2430 /* Mystic DPCD version 1.1 special mode */ 2431 #define DP_ENHANCED_FRAMING (1 << 18) 2432 2433 /* eDP */ 2434 #define DP_PLL_FREQ_270MHZ (0 << 16) 2435 #define DP_PLL_FREQ_162MHZ (1 << 16) 2436 #define DP_PLL_FREQ_MASK (3 << 16) 2437 2438 /* locked once port is enabled */ 2439 #define DP_PORT_REVERSAL (1 << 15) 2440 2441 /* eDP */ 2442 #define DP_PLL_ENABLE (1 << 14) 2443 2444 /* sends the clock on lane 15 of the PEG for debug */ 2445 #define DP_CLOCK_OUTPUT_ENABLE (1 << 13) 2446 2447 #define DP_SCRAMBLING_DISABLE (1 << 12) 2448 #define DP_SCRAMBLING_DISABLE_IRONLAKE (1 << 7) 2449 2450 /* limit RGB values to avoid confusing TVs */ 2451 #define DP_COLOR_RANGE_16_235 (1 << 8) 2452 2453 /* Turn on the audio link */ 2454 #define DP_AUDIO_OUTPUT_ENABLE (1 << 6) 2455 2456 /* vs and hs sync polarity */ 2457 #define DP_SYNC_VS_HIGH (1 << 4) 2458 #define DP_SYNC_HS_HIGH (1 << 3) 2459 2460 /* A fantasy */ 2461 #define DP_DETECTED (1 << 2) 2462 2463 /* 2464 * Computing GMCH M and N values for the Display Port link 2465 * 2466 * GMCH M/N = dot clock * bytes per pixel / ls_clk * # of lanes 2467 * 2468 * ls_clk (we assume) is the DP link clock (1.62 or 2.7 GHz) 2469 * 2470 * The GMCH value is used internally 2471 * 2472 * bytes_per_pixel is the number of bytes coming out of the plane, 2473 * which is after the LUTs, so we want the bytes for our color format. 2474 * For our current usage, this is always 3, one byte for R, G and B. 2475 */ 2476 #define _PIPEA_DATA_M_G4X 0x70050 2477 #define _PIPEB_DATA_M_G4X 0x71050 2478 2479 /* Transfer unit size for display port - 1, default is 0x3f (for TU size 64) */ 2480 #define TU_SIZE_MASK REG_GENMASK(30, 25) 2481 #define TU_SIZE(x) REG_FIELD_PREP(TU_SIZE_MASK, (x) - 1) /* default size 64 */ 2482 2483 #define DATA_LINK_M_N_MASK REG_GENMASK(23, 0) 2484 #define DATA_LINK_N_MAX (0x800000) 2485 2486 #define _PIPEA_DATA_N_G4X 0x70054 2487 #define _PIPEB_DATA_N_G4X 0x71054 2488 2489 /* 2490 * Computing Link M and N values for the Display Port link 2491 * 2492 * Link M / N = pixel_clock / ls_clk 2493 * 2494 * (the DP spec calls pixel_clock the 'strm_clk') 2495 * 2496 * The Link value is transmitted in the Main Stream 2497 * Attributes and VB-ID. 2498 */ 2499 2500 #define _PIPEA_LINK_M_G4X 0x70060 2501 #define _PIPEB_LINK_M_G4X 0x71060 2502 #define _PIPEA_LINK_N_G4X 0x70064 2503 #define _PIPEB_LINK_N_G4X 0x71064 2504 2505 #define PIPE_DATA_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_M_G4X, _PIPEB_DATA_M_G4X) 2506 #define PIPE_DATA_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_N_G4X, _PIPEB_DATA_N_G4X) 2507 #define PIPE_LINK_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_M_G4X, _PIPEB_LINK_M_G4X) 2508 #define PIPE_LINK_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_N_G4X, _PIPEB_LINK_N_G4X) 2509 2510 /* Display & cursor control */ 2511 2512 /* Pipe A */ 2513 #define _PIPEADSL 0x70000 2514 #define PIPEDSL_CURR_FIELD REG_BIT(31) /* ctg+ */ 2515 #define PIPEDSL_LINE_MASK REG_GENMASK(19, 0) 2516 #define _TRANSACONF 0x70008 2517 #define TRANSCONF_ENABLE REG_BIT(31) 2518 #define TRANSCONF_DOUBLE_WIDE REG_BIT(30) /* pre-i965 */ 2519 #define TRANSCONF_STATE_ENABLE REG_BIT(30) /* i965+ */ 2520 #define TRANSCONF_DSI_PLL_LOCKED REG_BIT(29) /* vlv & pipe A only */ 2521 #define TRANSCONF_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) /* pre-hsw */ 2522 #define TRANSCONF_FRAME_START_DELAY(x) REG_FIELD_PREP(TRANSCONF_FRAME_START_DELAY_MASK, (x)) /* pre-hsw: 0-3 */ 2523 #define TRANSCONF_PIPE_LOCKED REG_BIT(25) 2524 #define TRANSCONF_FORCE_BORDER REG_BIT(25) 2525 #define TRANSCONF_GAMMA_MODE_MASK_I9XX REG_BIT(24) /* gmch */ 2526 #define TRANSCONF_GAMMA_MODE_MASK_ILK REG_GENMASK(25, 24) /* ilk-ivb */ 2527 #define TRANSCONF_GAMMA_MODE_8BIT REG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK, 0) 2528 #define TRANSCONF_GAMMA_MODE_10BIT REG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK, 1) 2529 #define TRANSCONF_GAMMA_MODE_12BIT REG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, 2) /* ilk-ivb */ 2530 #define TRANSCONF_GAMMA_MODE_SPLIT REG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, 3) /* ivb */ 2531 #define TRANSCONF_GAMMA_MODE(x) REG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, (x)) /* pass in GAMMA_MODE_MODE_* */ 2532 #define TRANSCONF_INTERLACE_MASK REG_GENMASK(23, 21) /* gen3+ */ 2533 #define TRANSCONF_INTERLACE_PROGRESSIVE REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 0) 2534 #define TRANSCONF_INTERLACE_W_SYNC_SHIFT_PANEL REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 4) /* gen4 only */ 2535 #define TRANSCONF_INTERLACE_W_SYNC_SHIFT REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 5) /* gen4 only */ 2536 #define TRANSCONF_INTERLACE_W_FIELD_INDICATION REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 6) 2537 #define TRANSCONF_INTERLACE_FIELD_0_ONLY REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 7) /* gen3 only */ 2538 /* 2539 * ilk+: PF/D=progressive fetch/display, IF/D=interlaced fetch/display, 2540 * DBL=power saving pixel doubling, PF-ID* requires panel fitter 2541 */ 2542 #define TRANSCONF_INTERLACE_MASK_ILK REG_GENMASK(23, 21) /* ilk+ */ 2543 #define TRANSCONF_INTERLACE_MASK_HSW REG_GENMASK(22, 21) /* hsw+ */ 2544 #define TRANSCONF_INTERLACE_PF_PD_ILK REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 0) 2545 #define TRANSCONF_INTERLACE_PF_ID_ILK REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 1) 2546 #define TRANSCONF_INTERLACE_IF_ID_ILK REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 3) 2547 #define TRANSCONF_INTERLACE_IF_ID_DBL_ILK REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 4) /* ilk/snb only */ 2548 #define TRANSCONF_INTERLACE_PF_ID_DBL_ILK REG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 5) /* ilk/snb only */ 2549 #define TRANSCONF_REFRESH_RATE_ALT_ILK REG_BIT(20) 2550 #define TRANSCONF_MSA_TIMING_DELAY_MASK REG_GENMASK(19, 18) /* ilk/snb/ivb */ 2551 #define TRANSCONF_MSA_TIMING_DELAY(x) REG_FIELD_PREP(TRANSCONF_MSA_TIMING_DELAY_MASK, (x)) 2552 #define TRANSCONF_CXSR_DOWNCLOCK REG_BIT(16) 2553 #define TRANSCONF_REFRESH_RATE_ALT_VLV REG_BIT(14) 2554 #define TRANSCONF_COLOR_RANGE_SELECT REG_BIT(13) 2555 #define TRANSCONF_OUTPUT_COLORSPACE_MASK REG_GENMASK(12, 11) /* ilk-ivb */ 2556 #define TRANSCONF_OUTPUT_COLORSPACE_RGB REG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 0) /* ilk-ivb */ 2557 #define TRANSCONF_OUTPUT_COLORSPACE_YUV601 REG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 1) /* ilk-ivb */ 2558 #define TRANSCONF_OUTPUT_COLORSPACE_YUV709 REG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 2) /* ilk-ivb */ 2559 #define TRANSCONF_OUTPUT_COLORSPACE_YUV_HSW REG_BIT(11) /* hsw only */ 2560 #define TRANSCONF_BPC_MASK REG_GENMASK(7, 5) /* ctg-ivb */ 2561 #define TRANSCONF_BPC_8 REG_FIELD_PREP(TRANSCONF_BPC_MASK, 0) 2562 #define TRANSCONF_BPC_10 REG_FIELD_PREP(TRANSCONF_BPC_MASK, 1) 2563 #define TRANSCONF_BPC_6 REG_FIELD_PREP(TRANSCONF_BPC_MASK, 2) 2564 #define TRANSCONF_BPC_12 REG_FIELD_PREP(TRANSCONF_BPC_MASK, 3) 2565 #define TRANSCONF_DITHER_EN REG_BIT(4) 2566 #define TRANSCONF_DITHER_TYPE_MASK REG_GENMASK(3, 2) 2567 #define TRANSCONF_DITHER_TYPE_SP REG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 0) 2568 #define TRANSCONF_DITHER_TYPE_ST1 REG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 1) 2569 #define TRANSCONF_DITHER_TYPE_ST2 REG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 2) 2570 #define TRANSCONF_DITHER_TYPE_TEMP REG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 3) 2571 #define _PIPEASTAT 0x70024 2572 #define PIPE_FIFO_UNDERRUN_STATUS (1UL << 31) 2573 #define SPRITE1_FLIP_DONE_INT_EN_VLV (1UL << 30) 2574 #define PIPE_CRC_ERROR_ENABLE (1UL << 29) 2575 #define PIPE_CRC_DONE_ENABLE (1UL << 28) 2576 #define PERF_COUNTER2_INTERRUPT_EN (1UL << 27) 2577 #define PIPE_GMBUS_EVENT_ENABLE (1UL << 27) 2578 #define PLANE_FLIP_DONE_INT_EN_VLV (1UL << 26) 2579 #define PIPE_HOTPLUG_INTERRUPT_ENABLE (1UL << 26) 2580 #define PIPE_VSYNC_INTERRUPT_ENABLE (1UL << 25) 2581 #define PIPE_DISPLAY_LINE_COMPARE_ENABLE (1UL << 24) 2582 #define PIPE_DPST_EVENT_ENABLE (1UL << 23) 2583 #define SPRITE0_FLIP_DONE_INT_EN_VLV (1UL << 22) 2584 #define PIPE_LEGACY_BLC_EVENT_ENABLE (1UL << 22) 2585 #define PIPE_ODD_FIELD_INTERRUPT_ENABLE (1UL << 21) 2586 #define PIPE_EVEN_FIELD_INTERRUPT_ENABLE (1UL << 20) 2587 #define PIPE_B_PSR_INTERRUPT_ENABLE_VLV (1UL << 19) 2588 #define PERF_COUNTER_INTERRUPT_EN (1UL << 19) 2589 #define PIPE_HOTPLUG_TV_INTERRUPT_ENABLE (1UL << 18) /* pre-965 */ 2590 #define PIPE_START_VBLANK_INTERRUPT_ENABLE (1UL << 18) /* 965 or later */ 2591 #define PIPE_FRAMESTART_INTERRUPT_ENABLE (1UL << 17) 2592 #define PIPE_VBLANK_INTERRUPT_ENABLE (1UL << 17) 2593 #define PIPEA_HBLANK_INT_EN_VLV (1UL << 16) 2594 #define PIPE_OVERLAY_UPDATED_ENABLE (1UL << 16) 2595 #define SPRITE1_FLIP_DONE_INT_STATUS_VLV (1UL << 15) 2596 #define SPRITE0_FLIP_DONE_INT_STATUS_VLV (1UL << 14) 2597 #define PIPE_CRC_ERROR_INTERRUPT_STATUS (1UL << 13) 2598 #define PIPE_CRC_DONE_INTERRUPT_STATUS (1UL << 12) 2599 #define PERF_COUNTER2_INTERRUPT_STATUS (1UL << 11) 2600 #define PIPE_GMBUS_INTERRUPT_STATUS (1UL << 11) 2601 #define PLANE_FLIP_DONE_INT_STATUS_VLV (1UL << 10) 2602 #define PIPE_HOTPLUG_INTERRUPT_STATUS (1UL << 10) 2603 #define PIPE_VSYNC_INTERRUPT_STATUS (1UL << 9) 2604 #define PIPE_DISPLAY_LINE_COMPARE_STATUS (1UL << 8) 2605 #define PIPE_DPST_EVENT_STATUS (1UL << 7) 2606 #define PIPE_A_PSR_STATUS_VLV (1UL << 6) 2607 #define PIPE_LEGACY_BLC_EVENT_STATUS (1UL << 6) 2608 #define PIPE_ODD_FIELD_INTERRUPT_STATUS (1UL << 5) 2609 #define PIPE_EVEN_FIELD_INTERRUPT_STATUS (1UL << 4) 2610 #define PIPE_B_PSR_STATUS_VLV (1UL << 3) 2611 #define PERF_COUNTER_INTERRUPT_STATUS (1UL << 3) 2612 #define PIPE_HOTPLUG_TV_INTERRUPT_STATUS (1UL << 2) /* pre-965 */ 2613 #define PIPE_START_VBLANK_INTERRUPT_STATUS (1UL << 2) /* 965 or later */ 2614 #define PIPE_FRAMESTART_INTERRUPT_STATUS (1UL << 1) 2615 #define PIPE_VBLANK_INTERRUPT_STATUS (1UL << 1) 2616 #define PIPE_HBLANK_INT_STATUS (1UL << 0) 2617 #define PIPE_OVERLAY_UPDATED_STATUS (1UL << 0) 2618 2619 #define PIPESTAT_INT_ENABLE_MASK 0x7fff0000 2620 #define PIPESTAT_INT_STATUS_MASK 0x0000ffff 2621 2622 #define PIPE_A_OFFSET 0x70000 2623 #define PIPE_B_OFFSET 0x71000 2624 #define PIPE_C_OFFSET 0x72000 2625 #define PIPE_D_OFFSET 0x73000 2626 #define CHV_PIPE_C_OFFSET 0x74000 2627 /* 2628 * There's actually no pipe EDP. Some pipe registers have 2629 * simply shifted from the pipe to the transcoder, while 2630 * keeping their original offset. Thus we need PIPE_EDP_OFFSET 2631 * to access such registers in transcoder EDP. 2632 */ 2633 #define PIPE_EDP_OFFSET 0x7f000 2634 2635 /* ICL DSI 0 and 1 */ 2636 #define PIPE_DSI0_OFFSET 0x7b000 2637 #define PIPE_DSI1_OFFSET 0x7b800 2638 2639 #define TRANSCONF(trans) _MMIO_PIPE2((trans), _TRANSACONF) 2640 #define PIPEDSL(pipe) _MMIO_PIPE2(pipe, _PIPEADSL) 2641 #define PIPEFRAME(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEHIGH) 2642 #define PIPEFRAMEPIXEL(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEPIXEL) 2643 #define PIPESTAT(pipe) _MMIO_PIPE2(pipe, _PIPEASTAT) 2644 2645 #define _PIPEAGCMAX 0x70010 2646 #define _PIPEBGCMAX 0x71010 2647 #define PIPEGCMAX(pipe, i) _MMIO_PIPE2(pipe, _PIPEAGCMAX + (i) * 4) /* u1.16 */ 2648 2649 #define _PIPE_ARB_CTL_A 0x70028 /* icl+ */ 2650 #define PIPE_ARB_CTL(pipe) _MMIO_PIPE2(pipe, _PIPE_ARB_CTL_A) 2651 #define PIPE_ARB_USE_PROG_SLOTS REG_BIT(13) 2652 2653 #define _PIPE_MISC_A 0x70030 2654 #define _PIPE_MISC_B 0x71030 2655 #define PIPE_MISC_YUV420_ENABLE REG_BIT(27) /* glk+ */ 2656 #define PIPE_MISC_YUV420_MODE_FULL_BLEND REG_BIT(26) /* glk+ */ 2657 #define PIPE_MISC_HDR_MODE_PRECISION REG_BIT(23) /* icl+ */ 2658 #define PIPE_MISC_OUTPUT_COLORSPACE_YUV REG_BIT(11) 2659 #define PIPE_MISC_PIXEL_ROUNDING_TRUNC REG_BIT(8) /* tgl+ */ 2660 /* 2661 * For Display < 13, Bits 5-7 of PIPE MISC represent DITHER BPC with 2662 * valid values of: 6, 8, 10 BPC. 2663 * ADLP+, the bits 5-7 represent PORT OUTPUT BPC with valid values of: 2664 * 6, 8, 10, 12 BPC. 2665 */ 2666 #define PIPE_MISC_BPC_MASK REG_GENMASK(7, 5) 2667 #define PIPE_MISC_BPC_8 REG_FIELD_PREP(PIPE_MISC_BPC_MASK, 0) 2668 #define PIPE_MISC_BPC_10 REG_FIELD_PREP(PIPE_MISC_BPC_MASK, 1) 2669 #define PIPE_MISC_BPC_6 REG_FIELD_PREP(PIPE_MISC_BPC_MASK, 2) 2670 #define PIPE_MISC_BPC_12_ADLP REG_FIELD_PREP(PIPE_MISC_BPC_MASK, 4) /* adlp+ */ 2671 #define PIPE_MISC_DITHER_ENABLE REG_BIT(4) 2672 #define PIPE_MISC_DITHER_TYPE_MASK REG_GENMASK(3, 2) 2673 #define PIPE_MISC_DITHER_TYPE_SP REG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 0) 2674 #define PIPE_MISC_DITHER_TYPE_ST1 REG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 1) 2675 #define PIPE_MISC_DITHER_TYPE_ST2 REG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 2) 2676 #define PIPE_MISC_DITHER_TYPE_TEMP REG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 3) 2677 #define PIPE_MISC(pipe) _MMIO_PIPE(pipe, _PIPE_MISC_A, _PIPE_MISC_B) 2678 2679 #define _PIPE_MISC2_A 0x7002C 2680 #define _PIPE_MISC2_B 0x7102C 2681 #define PIPE_MISC2_BUBBLE_COUNTER_MASK REG_GENMASK(31, 24) 2682 #define PIPE_MISC2_BUBBLE_COUNTER_SCALER_EN REG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 80) 2683 #define PIPE_MISC2_BUBBLE_COUNTER_SCALER_DIS REG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 20) 2684 #define PIPE_MISC2_FLIP_INFO_PLANE_SEL_MASK REG_GENMASK(2, 0) /* tgl+ */ 2685 #define PIPE_MISC2_FLIP_INFO_PLANE_SEL(plane_id) REG_FIELD_PREP(PIPE_MISC2_FLIP_INFO_PLANE_SEL_MASK, (plane_id)) 2686 #define PIPE_MISC2(pipe) _MMIO_PIPE(pipe, _PIPE_MISC2_A, _PIPE_MISC2_B) 2687 2688 /* Skylake+ pipe bottom (background) color */ 2689 #define _SKL_BOTTOM_COLOR_A 0x70034 2690 #define _SKL_BOTTOM_COLOR_B 0x71034 2691 #define SKL_BOTTOM_COLOR_GAMMA_ENABLE REG_BIT(31) 2692 #define SKL_BOTTOM_COLOR_CSC_ENABLE REG_BIT(30) 2693 #define SKL_BOTTOM_COLOR(pipe) _MMIO_PIPE(pipe, _SKL_BOTTOM_COLOR_A, _SKL_BOTTOM_COLOR_B) 2694 2695 #define _ICL_PIPE_A_STATUS 0x70058 2696 #define ICL_PIPESTATUS(pipe) _MMIO_PIPE2(pipe, _ICL_PIPE_A_STATUS) 2697 #define PIPE_STATUS_UNDERRUN REG_BIT(31) 2698 #define PIPE_STATUS_SOFT_UNDERRUN_XELPD REG_BIT(28) 2699 #define PIPE_STATUS_HARD_UNDERRUN_XELPD REG_BIT(27) 2700 #define PIPE_STATUS_PORT_UNDERRUN_XELPD REG_BIT(26) 2701 2702 #define VLV_DPFLIPSTAT _MMIO(VLV_DISPLAY_BASE + 0x70028) 2703 #define PIPEB_LINE_COMPARE_INT_EN REG_BIT(29) 2704 #define PIPEB_HLINE_INT_EN REG_BIT(28) 2705 #define PIPEB_VBLANK_INT_EN REG_BIT(27) 2706 #define SPRITED_FLIP_DONE_INT_EN REG_BIT(26) 2707 #define SPRITEC_FLIP_DONE_INT_EN REG_BIT(25) 2708 #define PLANEB_FLIP_DONE_INT_EN REG_BIT(24) 2709 #define PIPE_PSR_INT_EN REG_BIT(22) 2710 #define PIPEA_LINE_COMPARE_INT_EN REG_BIT(21) 2711 #define PIPEA_HLINE_INT_EN REG_BIT(20) 2712 #define PIPEA_VBLANK_INT_EN REG_BIT(19) 2713 #define SPRITEB_FLIP_DONE_INT_EN REG_BIT(18) 2714 #define SPRITEA_FLIP_DONE_INT_EN REG_BIT(17) 2715 #define PLANEA_FLIPDONE_INT_EN REG_BIT(16) 2716 #define PIPEC_LINE_COMPARE_INT_EN REG_BIT(13) 2717 #define PIPEC_HLINE_INT_EN REG_BIT(12) 2718 #define PIPEC_VBLANK_INT_EN REG_BIT(11) 2719 #define SPRITEF_FLIPDONE_INT_EN REG_BIT(10) 2720 #define SPRITEE_FLIPDONE_INT_EN REG_BIT(9) 2721 #define PLANEC_FLIPDONE_INT_EN REG_BIT(8) 2722 2723 #define DPINVGTT _MMIO(VLV_DISPLAY_BASE + 0x7002c) /* VLV/CHV only */ 2724 #define DPINVGTT_EN_MASK_CHV REG_GENMASK(27, 16) 2725 #define DPINVGTT_EN_MASK_VLV REG_GENMASK(23, 16) 2726 #define SPRITEF_INVALID_GTT_INT_EN REG_BIT(27) 2727 #define SPRITEE_INVALID_GTT_INT_EN REG_BIT(26) 2728 #define PLANEC_INVALID_GTT_INT_EN REG_BIT(25) 2729 #define CURSORC_INVALID_GTT_INT_EN REG_BIT(24) 2730 #define CURSORB_INVALID_GTT_INT_EN REG_BIT(23) 2731 #define CURSORA_INVALID_GTT_INT_EN REG_BIT(22) 2732 #define SPRITED_INVALID_GTT_INT_EN REG_BIT(21) 2733 #define SPRITEC_INVALID_GTT_INT_EN REG_BIT(20) 2734 #define PLANEB_INVALID_GTT_INT_EN REG_BIT(19) 2735 #define SPRITEB_INVALID_GTT_INT_EN REG_BIT(18) 2736 #define SPRITEA_INVALID_GTT_INT_EN REG_BIT(17) 2737 #define PLANEA_INVALID_GTT_INT_EN REG_BIT(16) 2738 #define DPINVGTT_STATUS_MASK_CHV REG_GENMASK(11, 0) 2739 #define DPINVGTT_STATUS_MASK_VLV REG_GENMASK(7, 0) 2740 #define SPRITEF_INVALID_GTT_STATUS REG_BIT(11) 2741 #define SPRITEE_INVALID_GTT_STATUS REG_BIT(10) 2742 #define PLANEC_INVALID_GTT_STATUS REG_BIT(9) 2743 #define CURSORC_INVALID_GTT_STATUS REG_BIT(8) 2744 #define CURSORB_INVALID_GTT_STATUS REG_BIT(7) 2745 #define CURSORA_INVALID_GTT_STATUS REG_BIT(6) 2746 #define SPRITED_INVALID_GTT_STATUS REG_BIT(5) 2747 #define SPRITEC_INVALID_GTT_STATUS REG_BIT(4) 2748 #define PLANEB_INVALID_GTT_STATUS REG_BIT(3) 2749 #define SPRITEB_INVALID_GTT_STATUS REG_BIT(2) 2750 #define SPRITEA_INVALID_GTT_STATUS REG_BIT(1) 2751 #define PLANEA_INVALID_GTT_STATUS REG_BIT(0) 2752 2753 #define DSPARB _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70030) 2754 #define DSPARB_CSTART_MASK (0x7f << 7) 2755 #define DSPARB_CSTART_SHIFT 7 2756 #define DSPARB_BSTART_MASK (0x7f) 2757 #define DSPARB_BSTART_SHIFT 0 2758 #define DSPARB_BEND_SHIFT 9 /* on 855 */ 2759 #define DSPARB_AEND_SHIFT 0 2760 #define DSPARB_SPRITEA_SHIFT_VLV 0 2761 #define DSPARB_SPRITEA_MASK_VLV (0xff << 0) 2762 #define DSPARB_SPRITEB_SHIFT_VLV 8 2763 #define DSPARB_SPRITEB_MASK_VLV (0xff << 8) 2764 #define DSPARB_SPRITEC_SHIFT_VLV 16 2765 #define DSPARB_SPRITEC_MASK_VLV (0xff << 16) 2766 #define DSPARB_SPRITED_SHIFT_VLV 24 2767 #define DSPARB_SPRITED_MASK_VLV (0xff << 24) 2768 #define DSPARB2 _MMIO(VLV_DISPLAY_BASE + 0x70060) /* vlv/chv */ 2769 #define DSPARB_SPRITEA_HI_SHIFT_VLV 0 2770 #define DSPARB_SPRITEA_HI_MASK_VLV (0x1 << 0) 2771 #define DSPARB_SPRITEB_HI_SHIFT_VLV 4 2772 #define DSPARB_SPRITEB_HI_MASK_VLV (0x1 << 4) 2773 #define DSPARB_SPRITEC_HI_SHIFT_VLV 8 2774 #define DSPARB_SPRITEC_HI_MASK_VLV (0x1 << 8) 2775 #define DSPARB_SPRITED_HI_SHIFT_VLV 12 2776 #define DSPARB_SPRITED_HI_MASK_VLV (0x1 << 12) 2777 #define DSPARB_SPRITEE_HI_SHIFT_VLV 16 2778 #define DSPARB_SPRITEE_HI_MASK_VLV (0x1 << 16) 2779 #define DSPARB_SPRITEF_HI_SHIFT_VLV 20 2780 #define DSPARB_SPRITEF_HI_MASK_VLV (0x1 << 20) 2781 #define DSPARB3 _MMIO(VLV_DISPLAY_BASE + 0x7006c) /* chv */ 2782 #define DSPARB_SPRITEE_SHIFT_VLV 0 2783 #define DSPARB_SPRITEE_MASK_VLV (0xff << 0) 2784 #define DSPARB_SPRITEF_SHIFT_VLV 8 2785 #define DSPARB_SPRITEF_MASK_VLV (0xff << 8) 2786 2787 /* pnv/gen4/g4x/vlv/chv */ 2788 #define DSPFW1 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70034) 2789 #define DSPFW_SR_SHIFT 23 2790 #define DSPFW_SR_MASK (0x1ff << 23) 2791 #define DSPFW_CURSORB_SHIFT 16 2792 #define DSPFW_CURSORB_MASK (0x3f << 16) 2793 #define DSPFW_PLANEB_SHIFT 8 2794 #define DSPFW_PLANEB_MASK (0x7f << 8) 2795 #define DSPFW_PLANEB_MASK_VLV (0xff << 8) /* vlv/chv */ 2796 #define DSPFW_PLANEA_SHIFT 0 2797 #define DSPFW_PLANEA_MASK (0x7f << 0) 2798 #define DSPFW_PLANEA_MASK_VLV (0xff << 0) /* vlv/chv */ 2799 #define DSPFW2 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70038) 2800 #define DSPFW_FBC_SR_EN (1 << 31) /* g4x */ 2801 #define DSPFW_FBC_SR_SHIFT 28 2802 #define DSPFW_FBC_SR_MASK (0x7 << 28) /* g4x */ 2803 #define DSPFW_FBC_HPLL_SR_SHIFT 24 2804 #define DSPFW_FBC_HPLL_SR_MASK (0xf << 24) /* g4x */ 2805 #define DSPFW_SPRITEB_SHIFT (16) 2806 #define DSPFW_SPRITEB_MASK (0x7f << 16) /* g4x */ 2807 #define DSPFW_SPRITEB_MASK_VLV (0xff << 16) /* vlv/chv */ 2808 #define DSPFW_CURSORA_SHIFT 8 2809 #define DSPFW_CURSORA_MASK (0x3f << 8) 2810 #define DSPFW_PLANEC_OLD_SHIFT 0 2811 #define DSPFW_PLANEC_OLD_MASK (0x7f << 0) /* pre-gen4 sprite C */ 2812 #define DSPFW_SPRITEA_SHIFT 0 2813 #define DSPFW_SPRITEA_MASK (0x7f << 0) /* g4x */ 2814 #define DSPFW_SPRITEA_MASK_VLV (0xff << 0) /* vlv/chv */ 2815 #define DSPFW3 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x7003c) 2816 #define DSPFW_HPLL_SR_EN (1 << 31) 2817 #define PINEVIEW_SELF_REFRESH_EN (1 << 30) 2818 #define DSPFW_CURSOR_SR_SHIFT 24 2819 #define DSPFW_CURSOR_SR_MASK (0x3f << 24) 2820 #define DSPFW_HPLL_CURSOR_SHIFT 16 2821 #define DSPFW_HPLL_CURSOR_MASK (0x3f << 16) 2822 #define DSPFW_HPLL_SR_SHIFT 0 2823 #define DSPFW_HPLL_SR_MASK (0x1ff << 0) 2824 2825 /* vlv/chv */ 2826 #define DSPFW4 _MMIO(VLV_DISPLAY_BASE + 0x70070) 2827 #define DSPFW_SPRITEB_WM1_SHIFT 16 2828 #define DSPFW_SPRITEB_WM1_MASK (0xff << 16) 2829 #define DSPFW_CURSORA_WM1_SHIFT 8 2830 #define DSPFW_CURSORA_WM1_MASK (0x3f << 8) 2831 #define DSPFW_SPRITEA_WM1_SHIFT 0 2832 #define DSPFW_SPRITEA_WM1_MASK (0xff << 0) 2833 #define DSPFW5 _MMIO(VLV_DISPLAY_BASE + 0x70074) 2834 #define DSPFW_PLANEB_WM1_SHIFT 24 2835 #define DSPFW_PLANEB_WM1_MASK (0xff << 24) 2836 #define DSPFW_PLANEA_WM1_SHIFT 16 2837 #define DSPFW_PLANEA_WM1_MASK (0xff << 16) 2838 #define DSPFW_CURSORB_WM1_SHIFT 8 2839 #define DSPFW_CURSORB_WM1_MASK (0x3f << 8) 2840 #define DSPFW_CURSOR_SR_WM1_SHIFT 0 2841 #define DSPFW_CURSOR_SR_WM1_MASK (0x3f << 0) 2842 #define DSPFW6 _MMIO(VLV_DISPLAY_BASE + 0x70078) 2843 #define DSPFW_SR_WM1_SHIFT 0 2844 #define DSPFW_SR_WM1_MASK (0x1ff << 0) 2845 #define DSPFW7 _MMIO(VLV_DISPLAY_BASE + 0x7007c) 2846 #define DSPFW7_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b4) /* wtf #1? */ 2847 #define DSPFW_SPRITED_WM1_SHIFT 24 2848 #define DSPFW_SPRITED_WM1_MASK (0xff << 24) 2849 #define DSPFW_SPRITED_SHIFT 16 2850 #define DSPFW_SPRITED_MASK_VLV (0xff << 16) 2851 #define DSPFW_SPRITEC_WM1_SHIFT 8 2852 #define DSPFW_SPRITEC_WM1_MASK (0xff << 8) 2853 #define DSPFW_SPRITEC_SHIFT 0 2854 #define DSPFW_SPRITEC_MASK_VLV (0xff << 0) 2855 #define DSPFW8_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b8) 2856 #define DSPFW_SPRITEF_WM1_SHIFT 24 2857 #define DSPFW_SPRITEF_WM1_MASK (0xff << 24) 2858 #define DSPFW_SPRITEF_SHIFT 16 2859 #define DSPFW_SPRITEF_MASK_VLV (0xff << 16) 2860 #define DSPFW_SPRITEE_WM1_SHIFT 8 2861 #define DSPFW_SPRITEE_WM1_MASK (0xff << 8) 2862 #define DSPFW_SPRITEE_SHIFT 0 2863 #define DSPFW_SPRITEE_MASK_VLV (0xff << 0) 2864 #define DSPFW9_CHV _MMIO(VLV_DISPLAY_BASE + 0x7007c) /* wtf #2? */ 2865 #define DSPFW_PLANEC_WM1_SHIFT 24 2866 #define DSPFW_PLANEC_WM1_MASK (0xff << 24) 2867 #define DSPFW_PLANEC_SHIFT 16 2868 #define DSPFW_PLANEC_MASK_VLV (0xff << 16) 2869 #define DSPFW_CURSORC_WM1_SHIFT 8 2870 #define DSPFW_CURSORC_WM1_MASK (0x3f << 16) 2871 #define DSPFW_CURSORC_SHIFT 0 2872 #define DSPFW_CURSORC_MASK (0x3f << 0) 2873 2874 /* vlv/chv high order bits */ 2875 #define DSPHOWM _MMIO(VLV_DISPLAY_BASE + 0x70064) 2876 #define DSPFW_SR_HI_SHIFT 24 2877 #define DSPFW_SR_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ 2878 #define DSPFW_SPRITEF_HI_SHIFT 23 2879 #define DSPFW_SPRITEF_HI_MASK (1 << 23) 2880 #define DSPFW_SPRITEE_HI_SHIFT 22 2881 #define DSPFW_SPRITEE_HI_MASK (1 << 22) 2882 #define DSPFW_PLANEC_HI_SHIFT 21 2883 #define DSPFW_PLANEC_HI_MASK (1 << 21) 2884 #define DSPFW_SPRITED_HI_SHIFT 20 2885 #define DSPFW_SPRITED_HI_MASK (1 << 20) 2886 #define DSPFW_SPRITEC_HI_SHIFT 16 2887 #define DSPFW_SPRITEC_HI_MASK (1 << 16) 2888 #define DSPFW_PLANEB_HI_SHIFT 12 2889 #define DSPFW_PLANEB_HI_MASK (1 << 12) 2890 #define DSPFW_SPRITEB_HI_SHIFT 8 2891 #define DSPFW_SPRITEB_HI_MASK (1 << 8) 2892 #define DSPFW_SPRITEA_HI_SHIFT 4 2893 #define DSPFW_SPRITEA_HI_MASK (1 << 4) 2894 #define DSPFW_PLANEA_HI_SHIFT 0 2895 #define DSPFW_PLANEA_HI_MASK (1 << 0) 2896 #define DSPHOWM1 _MMIO(VLV_DISPLAY_BASE + 0x70068) 2897 #define DSPFW_SR_WM1_HI_SHIFT 24 2898 #define DSPFW_SR_WM1_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ 2899 #define DSPFW_SPRITEF_WM1_HI_SHIFT 23 2900 #define DSPFW_SPRITEF_WM1_HI_MASK (1 << 23) 2901 #define DSPFW_SPRITEE_WM1_HI_SHIFT 22 2902 #define DSPFW_SPRITEE_WM1_HI_MASK (1 << 22) 2903 #define DSPFW_PLANEC_WM1_HI_SHIFT 21 2904 #define DSPFW_PLANEC_WM1_HI_MASK (1 << 21) 2905 #define DSPFW_SPRITED_WM1_HI_SHIFT 20 2906 #define DSPFW_SPRITED_WM1_HI_MASK (1 << 20) 2907 #define DSPFW_SPRITEC_WM1_HI_SHIFT 16 2908 #define DSPFW_SPRITEC_WM1_HI_MASK (1 << 16) 2909 #define DSPFW_PLANEB_WM1_HI_SHIFT 12 2910 #define DSPFW_PLANEB_WM1_HI_MASK (1 << 12) 2911 #define DSPFW_SPRITEB_WM1_HI_SHIFT 8 2912 #define DSPFW_SPRITEB_WM1_HI_MASK (1 << 8) 2913 #define DSPFW_SPRITEA_WM1_HI_SHIFT 4 2914 #define DSPFW_SPRITEA_WM1_HI_MASK (1 << 4) 2915 #define DSPFW_PLANEA_WM1_HI_SHIFT 0 2916 #define DSPFW_PLANEA_WM1_HI_MASK (1 << 0) 2917 2918 /* drain latency register values*/ 2919 #define VLV_DDL(pipe) _MMIO(VLV_DISPLAY_BASE + 0x70050 + 4 * (pipe)) 2920 #define DDL_CURSOR_SHIFT 24 2921 #define DDL_SPRITE_SHIFT(sprite) (8 + 8 * (sprite)) 2922 #define DDL_PLANE_SHIFT 0 2923 #define DDL_PRECISION_HIGH (1 << 7) 2924 #define DDL_PRECISION_LOW (0 << 7) 2925 #define DRAIN_LATENCY_MASK 0x7f 2926 2927 #define CBR1_VLV _MMIO(VLV_DISPLAY_BASE + 0x70400) 2928 #define CBR_PND_DEADLINE_DISABLE (1 << 31) 2929 #define CBR_PWM_CLOCK_MUX_SELECT (1 << 30) 2930 2931 #define CBR4_VLV _MMIO(VLV_DISPLAY_BASE + 0x70450) 2932 #define CBR_DPLLBMD_PIPE(pipe) (1 << (7 + (pipe) * 11)) /* pipes B and C */ 2933 2934 /* FIFO watermark sizes etc */ 2935 #define G4X_FIFO_LINE_SIZE 64 2936 #define I915_FIFO_LINE_SIZE 64 2937 #define I830_FIFO_LINE_SIZE 32 2938 2939 #define VALLEYVIEW_FIFO_SIZE 255 2940 #define G4X_FIFO_SIZE 127 2941 #define I965_FIFO_SIZE 512 2942 #define I945_FIFO_SIZE 127 2943 #define I915_FIFO_SIZE 95 2944 #define I855GM_FIFO_SIZE 127 /* In cachelines */ 2945 #define I830_FIFO_SIZE 95 2946 2947 #define VALLEYVIEW_MAX_WM 0xff 2948 #define G4X_MAX_WM 0x3f 2949 #define I915_MAX_WM 0x3f 2950 2951 #define PINEVIEW_DISPLAY_FIFO 512 /* in 64byte unit */ 2952 #define PINEVIEW_FIFO_LINE_SIZE 64 2953 #define PINEVIEW_MAX_WM 0x1ff 2954 #define PINEVIEW_DFT_WM 0x3f 2955 #define PINEVIEW_DFT_HPLLOFF_WM 0 2956 #define PINEVIEW_GUARD_WM 10 2957 #define PINEVIEW_CURSOR_FIFO 64 2958 #define PINEVIEW_CURSOR_MAX_WM 0x3f 2959 #define PINEVIEW_CURSOR_DFT_WM 0 2960 #define PINEVIEW_CURSOR_GUARD_WM 5 2961 2962 #define VALLEYVIEW_CURSOR_MAX_WM 64 2963 #define I965_CURSOR_FIFO 64 2964 #define I965_CURSOR_MAX_WM 32 2965 #define I965_CURSOR_DFT_WM 8 2966 2967 /* define the Watermark register on Ironlake */ 2968 #define _WM0_PIPEA_ILK 0x45100 2969 #define _WM0_PIPEB_ILK 0x45104 2970 #define _WM0_PIPEC_IVB 0x45200 2971 #define WM0_PIPE_ILK(pipe) _MMIO_PIPE3((pipe), _WM0_PIPEA_ILK, \ 2972 _WM0_PIPEB_ILK, _WM0_PIPEC_IVB) 2973 #define WM0_PIPE_PRIMARY_MASK REG_GENMASK(31, 16) 2974 #define WM0_PIPE_SPRITE_MASK REG_GENMASK(15, 8) 2975 #define WM0_PIPE_CURSOR_MASK REG_GENMASK(7, 0) 2976 #define WM0_PIPE_PRIMARY(x) REG_FIELD_PREP(WM0_PIPE_PRIMARY_MASK, (x)) 2977 #define WM0_PIPE_SPRITE(x) REG_FIELD_PREP(WM0_PIPE_SPRITE_MASK, (x)) 2978 #define WM0_PIPE_CURSOR(x) REG_FIELD_PREP(WM0_PIPE_CURSOR_MASK, (x)) 2979 #define WM1_LP_ILK _MMIO(0x45108) 2980 #define WM2_LP_ILK _MMIO(0x4510c) 2981 #define WM3_LP_ILK _MMIO(0x45110) 2982 #define WM_LP_ENABLE REG_BIT(31) 2983 #define WM_LP_LATENCY_MASK REG_GENMASK(30, 24) 2984 #define WM_LP_FBC_MASK_BDW REG_GENMASK(23, 19) 2985 #define WM_LP_FBC_MASK_ILK REG_GENMASK(23, 20) 2986 #define WM_LP_PRIMARY_MASK REG_GENMASK(18, 8) 2987 #define WM_LP_CURSOR_MASK REG_GENMASK(7, 0) 2988 #define WM_LP_LATENCY(x) REG_FIELD_PREP(WM_LP_LATENCY_MASK, (x)) 2989 #define WM_LP_FBC_BDW(x) REG_FIELD_PREP(WM_LP_FBC_MASK_BDW, (x)) 2990 #define WM_LP_FBC_ILK(x) REG_FIELD_PREP(WM_LP_FBC_MASK_ILK, (x)) 2991 #define WM_LP_PRIMARY(x) REG_FIELD_PREP(WM_LP_PRIMARY_MASK, (x)) 2992 #define WM_LP_CURSOR(x) REG_FIELD_PREP(WM_LP_CURSOR_MASK, (x)) 2993 #define WM1S_LP_ILK _MMIO(0x45120) 2994 #define WM2S_LP_IVB _MMIO(0x45124) 2995 #define WM3S_LP_IVB _MMIO(0x45128) 2996 #define WM_LP_SPRITE_ENABLE REG_BIT(31) /* ilk/snb WM1S only */ 2997 #define WM_LP_SPRITE_MASK REG_GENMASK(10, 0) 2998 #define WM_LP_SPRITE(x) REG_FIELD_PREP(WM_LP_SPRITE_MASK, (x)) 2999 3000 /* 3001 * The two pipe frame counter registers are not synchronized, so 3002 * reading a stable value is somewhat tricky. The following code 3003 * should work: 3004 * 3005 * do { 3006 * high1 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> 3007 * PIPE_FRAME_HIGH_SHIFT; 3008 * low1 = ((INREG(PIPEAFRAMEPIXEL) & PIPE_FRAME_LOW_MASK) >> 3009 * PIPE_FRAME_LOW_SHIFT); 3010 * high2 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> 3011 * PIPE_FRAME_HIGH_SHIFT); 3012 * } while (high1 != high2); 3013 * frame = (high1 << 8) | low1; 3014 */ 3015 #define _PIPEAFRAMEHIGH 0x70040 3016 #define PIPE_FRAME_HIGH_MASK 0x0000ffff 3017 #define PIPE_FRAME_HIGH_SHIFT 0 3018 #define _PIPEAFRAMEPIXEL 0x70044 3019 #define PIPE_FRAME_LOW_MASK 0xff000000 3020 #define PIPE_FRAME_LOW_SHIFT 24 3021 #define PIPE_PIXEL_MASK 0x00ffffff 3022 #define PIPE_PIXEL_SHIFT 0 3023 /* GM45+ just has to be different */ 3024 #define _PIPEA_FRMCOUNT_G4X 0x70040 3025 #define _PIPEA_FLIPCOUNT_G4X 0x70044 3026 #define PIPE_FRMCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FRMCOUNT_G4X) 3027 #define PIPE_FLIPCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FLIPCOUNT_G4X) 3028 3029 /* Cursor A & B regs */ 3030 #define _CURACNTR 0x70080 3031 /* Old style CUR*CNTR flags (desktop 8xx) */ 3032 #define CURSOR_ENABLE REG_BIT(31) 3033 #define CURSOR_PIPE_GAMMA_ENABLE REG_BIT(30) 3034 #define CURSOR_STRIDE_MASK REG_GENMASK(29, 28) 3035 #define CURSOR_STRIDE(stride) REG_FIELD_PREP(CURSOR_STRIDE_MASK, ffs(stride) - 9) /* 256,512,1k,2k */ 3036 #define CURSOR_FORMAT_MASK REG_GENMASK(26, 24) 3037 #define CURSOR_FORMAT_2C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 0) 3038 #define CURSOR_FORMAT_3C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 1) 3039 #define CURSOR_FORMAT_4C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 2) 3040 #define CURSOR_FORMAT_ARGB REG_FIELD_PREP(CURSOR_FORMAT_MASK, 4) 3041 #define CURSOR_FORMAT_XRGB REG_FIELD_PREP(CURSOR_FORMAT_MASK, 5) 3042 /* New style CUR*CNTR flags */ 3043 #define MCURSOR_ARB_SLOTS_MASK REG_GENMASK(30, 28) /* icl+ */ 3044 #define MCURSOR_ARB_SLOTS(x) REG_FIELD_PREP(MCURSOR_ARB_SLOTS_MASK, (x)) /* icl+ */ 3045 #define MCURSOR_PIPE_SEL_MASK REG_GENMASK(29, 28) 3046 #define MCURSOR_PIPE_SEL(pipe) REG_FIELD_PREP(MCURSOR_PIPE_SEL_MASK, (pipe)) 3047 #define MCURSOR_PIPE_GAMMA_ENABLE REG_BIT(26) 3048 #define MCURSOR_PIPE_CSC_ENABLE REG_BIT(24) /* ilk+ */ 3049 #define MCURSOR_ROTATE_180 REG_BIT(15) 3050 #define MCURSOR_TRICKLE_FEED_DISABLE REG_BIT(14) 3051 #define MCURSOR_MODE_MASK 0x27 3052 #define MCURSOR_MODE_DISABLE 0x00 3053 #define MCURSOR_MODE_128_32B_AX 0x02 3054 #define MCURSOR_MODE_256_32B_AX 0x03 3055 #define MCURSOR_MODE_64_32B_AX 0x07 3056 #define MCURSOR_MODE_128_ARGB_AX (0x20 | MCURSOR_MODE_128_32B_AX) 3057 #define MCURSOR_MODE_256_ARGB_AX (0x20 | MCURSOR_MODE_256_32B_AX) 3058 #define MCURSOR_MODE_64_ARGB_AX (0x20 | MCURSOR_MODE_64_32B_AX) 3059 #define _CURABASE 0x70084 3060 #define _CURAPOS 0x70088 3061 #define CURSOR_POS_Y_SIGN REG_BIT(31) 3062 #define CURSOR_POS_Y_MASK REG_GENMASK(30, 16) 3063 #define CURSOR_POS_Y(y) REG_FIELD_PREP(CURSOR_POS_Y_MASK, (y)) 3064 #define CURSOR_POS_X_SIGN REG_BIT(15) 3065 #define CURSOR_POS_X_MASK REG_GENMASK(14, 0) 3066 #define CURSOR_POS_X(x) REG_FIELD_PREP(CURSOR_POS_X_MASK, (x)) 3067 #define _CURASIZE 0x700a0 /* 845/865 */ 3068 #define CURSOR_HEIGHT_MASK REG_GENMASK(21, 12) 3069 #define CURSOR_HEIGHT(h) REG_FIELD_PREP(CURSOR_HEIGHT_MASK, (h)) 3070 #define CURSOR_WIDTH_MASK REG_GENMASK(9, 0) 3071 #define CURSOR_WIDTH(w) REG_FIELD_PREP(CURSOR_WIDTH_MASK, (w)) 3072 #define _CUR_FBC_CTL_A 0x700a0 /* ivb+ */ 3073 #define CUR_FBC_EN REG_BIT(31) 3074 #define CUR_FBC_HEIGHT_MASK REG_GENMASK(7, 0) 3075 #define CUR_FBC_HEIGHT(h) REG_FIELD_PREP(CUR_FBC_HEIGHT_MASK, (h)) 3076 #define _CUR_CHICKEN_A 0x700a4 /* mtl+ */ 3077 #define _CURASURFLIVE 0x700ac /* g4x+ */ 3078 #define _CURBCNTR 0x700c0 3079 #define _CURBBASE 0x700c4 3080 #define _CURBPOS 0x700c8 3081 3082 #define _CURBCNTR_IVB 0x71080 3083 #define _CURBBASE_IVB 0x71084 3084 #define _CURBPOS_IVB 0x71088 3085 3086 #define CURCNTR(pipe) _MMIO_CURSOR2(pipe, _CURACNTR) 3087 #define CURBASE(pipe) _MMIO_CURSOR2(pipe, _CURABASE) 3088 #define CURPOS(pipe) _MMIO_CURSOR2(pipe, _CURAPOS) 3089 #define CURSIZE(pipe) _MMIO_CURSOR2(pipe, _CURASIZE) 3090 #define CUR_FBC_CTL(pipe) _MMIO_CURSOR2(pipe, _CUR_FBC_CTL_A) 3091 #define CUR_CHICKEN(pipe) _MMIO_CURSOR2(pipe, _CUR_CHICKEN_A) 3092 #define CURSURFLIVE(pipe) _MMIO_CURSOR2(pipe, _CURASURFLIVE) 3093 3094 #define CURSOR_A_OFFSET 0x70080 3095 #define CURSOR_B_OFFSET 0x700c0 3096 #define CHV_CURSOR_C_OFFSET 0x700e0 3097 #define IVB_CURSOR_B_OFFSET 0x71080 3098 #define IVB_CURSOR_C_OFFSET 0x72080 3099 #define TGL_CURSOR_D_OFFSET 0x73080 3100 3101 /* Display A control */ 3102 #define _DSPAADDR_VLV 0x7017C /* vlv/chv */ 3103 #define _DSPACNTR 0x70180 3104 #define DISP_ENABLE REG_BIT(31) 3105 #define DISP_PIPE_GAMMA_ENABLE REG_BIT(30) 3106 #define DISP_FORMAT_MASK REG_GENMASK(29, 26) 3107 #define DISP_FORMAT_8BPP REG_FIELD_PREP(DISP_FORMAT_MASK, 2) 3108 #define DISP_FORMAT_BGRA555 REG_FIELD_PREP(DISP_FORMAT_MASK, 3) 3109 #define DISP_FORMAT_BGRX555 REG_FIELD_PREP(DISP_FORMAT_MASK, 4) 3110 #define DISP_FORMAT_BGRX565 REG_FIELD_PREP(DISP_FORMAT_MASK, 5) 3111 #define DISP_FORMAT_BGRX888 REG_FIELD_PREP(DISP_FORMAT_MASK, 6) 3112 #define DISP_FORMAT_BGRA888 REG_FIELD_PREP(DISP_FORMAT_MASK, 7) 3113 #define DISP_FORMAT_RGBX101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 8) 3114 #define DISP_FORMAT_RGBA101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 9) 3115 #define DISP_FORMAT_BGRX101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 10) 3116 #define DISP_FORMAT_BGRA101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 11) 3117 #define DISP_FORMAT_RGBX161616 REG_FIELD_PREP(DISP_FORMAT_MASK, 12) 3118 #define DISP_FORMAT_RGBX888 REG_FIELD_PREP(DISP_FORMAT_MASK, 14) 3119 #define DISP_FORMAT_RGBA888 REG_FIELD_PREP(DISP_FORMAT_MASK, 15) 3120 #define DISP_STEREO_ENABLE REG_BIT(25) 3121 #define DISP_PIPE_CSC_ENABLE REG_BIT(24) /* ilk+ */ 3122 #define DISP_PIPE_SEL_MASK REG_GENMASK(25, 24) 3123 #define DISP_PIPE_SEL(pipe) REG_FIELD_PREP(DISP_PIPE_SEL_MASK, (pipe)) 3124 #define DISP_SRC_KEY_ENABLE REG_BIT(22) 3125 #define DISP_LINE_DOUBLE REG_BIT(20) 3126 #define DISP_STEREO_POLARITY_SECOND REG_BIT(18) 3127 #define DISP_ALPHA_PREMULTIPLY REG_BIT(16) /* CHV pipe B */ 3128 #define DISP_ROTATE_180 REG_BIT(15) 3129 #define DISP_TRICKLE_FEED_DISABLE REG_BIT(14) /* g4x+ */ 3130 #define DISP_TILED REG_BIT(10) 3131 #define DISP_ASYNC_FLIP REG_BIT(9) /* g4x+ */ 3132 #define DISP_MIRROR REG_BIT(8) /* CHV pipe B */ 3133 #define _DSPAADDR 0x70184 3134 #define _DSPASTRIDE 0x70188 3135 #define _DSPAPOS 0x7018C /* reserved */ 3136 #define DISP_POS_Y_MASK REG_GENMASK(31, 16) 3137 #define DISP_POS_Y(y) REG_FIELD_PREP(DISP_POS_Y_MASK, (y)) 3138 #define DISP_POS_X_MASK REG_GENMASK(15, 0) 3139 #define DISP_POS_X(x) REG_FIELD_PREP(DISP_POS_X_MASK, (x)) 3140 #define _DSPASIZE 0x70190 3141 #define DISP_HEIGHT_MASK REG_GENMASK(31, 16) 3142 #define DISP_HEIGHT(h) REG_FIELD_PREP(DISP_HEIGHT_MASK, (h)) 3143 #define DISP_WIDTH_MASK REG_GENMASK(15, 0) 3144 #define DISP_WIDTH(w) REG_FIELD_PREP(DISP_WIDTH_MASK, (w)) 3145 #define _DSPASURF 0x7019C /* 965+ only */ 3146 #define DISP_ADDR_MASK REG_GENMASK(31, 12) 3147 #define _DSPATILEOFF 0x701A4 /* 965+ only */ 3148 #define DISP_OFFSET_Y_MASK REG_GENMASK(31, 16) 3149 #define DISP_OFFSET_Y(y) REG_FIELD_PREP(DISP_OFFSET_Y_MASK, (y)) 3150 #define DISP_OFFSET_X_MASK REG_GENMASK(15, 0) 3151 #define DISP_OFFSET_X(x) REG_FIELD_PREP(DISP_OFFSET_X_MASK, (x)) 3152 #define _DSPAOFFSET 0x701A4 /* HSW */ 3153 #define _DSPASURFLIVE 0x701AC 3154 #define _DSPAGAMC 0x701E0 3155 3156 #define DSPADDR_VLV(plane) _MMIO_PIPE2(plane, _DSPAADDR_VLV) 3157 #define DSPCNTR(plane) _MMIO_PIPE2(plane, _DSPACNTR) 3158 #define DSPADDR(plane) _MMIO_PIPE2(plane, _DSPAADDR) 3159 #define DSPSTRIDE(plane) _MMIO_PIPE2(plane, _DSPASTRIDE) 3160 #define DSPPOS(plane) _MMIO_PIPE2(plane, _DSPAPOS) 3161 #define DSPSIZE(plane) _MMIO_PIPE2(plane, _DSPASIZE) 3162 #define DSPSURF(plane) _MMIO_PIPE2(plane, _DSPASURF) 3163 #define DSPTILEOFF(plane) _MMIO_PIPE2(plane, _DSPATILEOFF) 3164 #define DSPLINOFF(plane) DSPADDR(plane) 3165 #define DSPOFFSET(plane) _MMIO_PIPE2(plane, _DSPAOFFSET) 3166 #define DSPSURFLIVE(plane) _MMIO_PIPE2(plane, _DSPASURFLIVE) 3167 #define DSPGAMC(plane, i) _MMIO_PIPE2(plane, _DSPAGAMC + (5 - (i)) * 4) /* plane C only, 6 x u0.8 */ 3168 3169 /* CHV pipe B blender and primary plane */ 3170 #define _CHV_BLEND_A 0x60a00 3171 #define CHV_BLEND_MASK REG_GENMASK(31, 30) 3172 #define CHV_BLEND_LEGACY REG_FIELD_PREP(CHV_BLEND_MASK, 0) 3173 #define CHV_BLEND_ANDROID REG_FIELD_PREP(CHV_BLEND_MASK, 1) 3174 #define CHV_BLEND_MPO REG_FIELD_PREP(CHV_BLEND_MASK, 2) 3175 #define _CHV_CANVAS_A 0x60a04 3176 #define CHV_CANVAS_RED_MASK REG_GENMASK(29, 20) 3177 #define CHV_CANVAS_GREEN_MASK REG_GENMASK(19, 10) 3178 #define CHV_CANVAS_BLUE_MASK REG_GENMASK(9, 0) 3179 #define _PRIMPOS_A 0x60a08 3180 #define PRIM_POS_Y_MASK REG_GENMASK(31, 16) 3181 #define PRIM_POS_Y(y) REG_FIELD_PREP(PRIM_POS_Y_MASK, (y)) 3182 #define PRIM_POS_X_MASK REG_GENMASK(15, 0) 3183 #define PRIM_POS_X(x) REG_FIELD_PREP(PRIM_POS_X_MASK, (x)) 3184 #define _PRIMSIZE_A 0x60a0c 3185 #define PRIM_HEIGHT_MASK REG_GENMASK(31, 16) 3186 #define PRIM_HEIGHT(h) REG_FIELD_PREP(PRIM_HEIGHT_MASK, (h)) 3187 #define PRIM_WIDTH_MASK REG_GENMASK(15, 0) 3188 #define PRIM_WIDTH(w) REG_FIELD_PREP(PRIM_WIDTH_MASK, (w)) 3189 #define _PRIMCNSTALPHA_A 0x60a10 3190 #define PRIM_CONST_ALPHA_ENABLE REG_BIT(31) 3191 #define PRIM_CONST_ALPHA_MASK REG_GENMASK(7, 0) 3192 #define PRIM_CONST_ALPHA(alpha) REG_FIELD_PREP(PRIM_CONST_ALPHA_MASK, (alpha)) 3193 3194 #define CHV_BLEND(pipe) _MMIO_TRANS2(pipe, _CHV_BLEND_A) 3195 #define CHV_CANVAS(pipe) _MMIO_TRANS2(pipe, _CHV_CANVAS_A) 3196 #define PRIMPOS(plane) _MMIO_TRANS2(plane, _PRIMPOS_A) 3197 #define PRIMSIZE(plane) _MMIO_TRANS2(plane, _PRIMSIZE_A) 3198 #define PRIMCNSTALPHA(plane) _MMIO_TRANS2(plane, _PRIMCNSTALPHA_A) 3199 3200 /* Display/Sprite base address macros */ 3201 #define DISP_BASEADDR_MASK (0xfffff000) 3202 #define I915_LO_DISPBASE(val) ((val) & ~DISP_BASEADDR_MASK) 3203 #define I915_HI_DISPBASE(val) ((val) & DISP_BASEADDR_MASK) 3204 3205 /* 3206 * VBIOS flags 3207 * gen2: 3208 * [00:06] alm,mgm 3209 * [10:16] all 3210 * [30:32] alm,mgm 3211 * gen3+: 3212 * [00:0f] all 3213 * [10:1f] all 3214 * [30:32] all 3215 */ 3216 #define SWF0(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70410 + (i) * 4) 3217 #define SWF1(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x71410 + (i) * 4) 3218 #define SWF3(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x72414 + (i) * 4) 3219 #define SWF_ILK(i) _MMIO(0x4F000 + (i) * 4) 3220 3221 /* Pipe B */ 3222 #define _PIPEBDSL (DISPLAY_MMIO_BASE(dev_priv) + 0x71000) 3223 #define _TRANSBCONF (DISPLAY_MMIO_BASE(dev_priv) + 0x71008) 3224 #define _PIPEBSTAT (DISPLAY_MMIO_BASE(dev_priv) + 0x71024) 3225 #define _PIPEBFRAMEHIGH 0x71040 3226 #define _PIPEBFRAMEPIXEL 0x71044 3227 #define _PIPEB_FRMCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71040) 3228 #define _PIPEB_FLIPCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71044) 3229 3230 3231 /* Display B control */ 3232 #define _DSPBCNTR (DISPLAY_MMIO_BASE(dev_priv) + 0x71180) 3233 #define DISP_ALPHA_TRANS_ENABLE REG_BIT(15) 3234 #define DISP_SPRITE_ABOVE_OVERLAY REG_BIT(0) 3235 #define _DSPBADDR (DISPLAY_MMIO_BASE(dev_priv) + 0x71184) 3236 #define _DSPBSTRIDE (DISPLAY_MMIO_BASE(dev_priv) + 0x71188) 3237 #define _DSPBPOS (DISPLAY_MMIO_BASE(dev_priv) + 0x7118C) 3238 #define _DSPBSIZE (DISPLAY_MMIO_BASE(dev_priv) + 0x71190) 3239 #define _DSPBSURF (DISPLAY_MMIO_BASE(dev_priv) + 0x7119C) 3240 #define _DSPBTILEOFF (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) 3241 #define _DSPBOFFSET (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) 3242 #define _DSPBSURFLIVE (DISPLAY_MMIO_BASE(dev_priv) + 0x711AC) 3243 3244 /* ICL DSI 0 and 1 */ 3245 #define _PIPEDSI0CONF 0x7b008 3246 #define _PIPEDSI1CONF 0x7b808 3247 3248 /* Sprite A control */ 3249 #define _DVSACNTR 0x72180 3250 #define DVS_ENABLE REG_BIT(31) 3251 #define DVS_PIPE_GAMMA_ENABLE REG_BIT(30) 3252 #define DVS_YUV_RANGE_CORRECTION_DISABLE REG_BIT(27) 3253 #define DVS_FORMAT_MASK REG_GENMASK(26, 25) 3254 #define DVS_FORMAT_YUV422 REG_FIELD_PREP(DVS_FORMAT_MASK, 0) 3255 #define DVS_FORMAT_RGBX101010 REG_FIELD_PREP(DVS_FORMAT_MASK, 1) 3256 #define DVS_FORMAT_RGBX888 REG_FIELD_PREP(DVS_FORMAT_MASK, 2) 3257 #define DVS_FORMAT_RGBX161616 REG_FIELD_PREP(DVS_FORMAT_MASK, 3) 3258 #define DVS_PIPE_CSC_ENABLE REG_BIT(24) 3259 #define DVS_SOURCE_KEY REG_BIT(22) 3260 #define DVS_RGB_ORDER_XBGR REG_BIT(20) 3261 #define DVS_YUV_FORMAT_BT709 REG_BIT(18) 3262 #define DVS_YUV_ORDER_MASK REG_GENMASK(17, 16) 3263 #define DVS_YUV_ORDER_YUYV REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 0) 3264 #define DVS_YUV_ORDER_UYVY REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 1) 3265 #define DVS_YUV_ORDER_YVYU REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 2) 3266 #define DVS_YUV_ORDER_VYUY REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 3) 3267 #define DVS_ROTATE_180 REG_BIT(15) 3268 #define DVS_TRICKLE_FEED_DISABLE REG_BIT(14) 3269 #define DVS_TILED REG_BIT(10) 3270 #define DVS_DEST_KEY REG_BIT(2) 3271 #define _DVSALINOFF 0x72184 3272 #define _DVSASTRIDE 0x72188 3273 #define _DVSAPOS 0x7218c 3274 #define DVS_POS_Y_MASK REG_GENMASK(31, 16) 3275 #define DVS_POS_Y(y) REG_FIELD_PREP(DVS_POS_Y_MASK, (y)) 3276 #define DVS_POS_X_MASK REG_GENMASK(15, 0) 3277 #define DVS_POS_X(x) REG_FIELD_PREP(DVS_POS_X_MASK, (x)) 3278 #define _DVSASIZE 0x72190 3279 #define DVS_HEIGHT_MASK REG_GENMASK(31, 16) 3280 #define DVS_HEIGHT(h) REG_FIELD_PREP(DVS_HEIGHT_MASK, (h)) 3281 #define DVS_WIDTH_MASK REG_GENMASK(15, 0) 3282 #define DVS_WIDTH(w) REG_FIELD_PREP(DVS_WIDTH_MASK, (w)) 3283 #define _DVSAKEYVAL 0x72194 3284 #define _DVSAKEYMSK 0x72198 3285 #define _DVSASURF 0x7219c 3286 #define DVS_ADDR_MASK REG_GENMASK(31, 12) 3287 #define _DVSAKEYMAXVAL 0x721a0 3288 #define _DVSATILEOFF 0x721a4 3289 #define DVS_OFFSET_Y_MASK REG_GENMASK(31, 16) 3290 #define DVS_OFFSET_Y(y) REG_FIELD_PREP(DVS_OFFSET_Y_MASK, (y)) 3291 #define DVS_OFFSET_X_MASK REG_GENMASK(15, 0) 3292 #define DVS_OFFSET_X(x) REG_FIELD_PREP(DVS_OFFSET_X_MASK, (x)) 3293 #define _DVSASURFLIVE 0x721ac 3294 #define _DVSAGAMC_G4X 0x721e0 /* g4x */ 3295 #define _DVSASCALE 0x72204 3296 #define DVS_SCALE_ENABLE REG_BIT(31) 3297 #define DVS_FILTER_MASK REG_GENMASK(30, 29) 3298 #define DVS_FILTER_MEDIUM REG_FIELD_PREP(DVS_FILTER_MASK, 0) 3299 #define DVS_FILTER_ENHANCING REG_FIELD_PREP(DVS_FILTER_MASK, 1) 3300 #define DVS_FILTER_SOFTENING REG_FIELD_PREP(DVS_FILTER_MASK, 2) 3301 #define DVS_VERTICAL_OFFSET_HALF REG_BIT(28) /* must be enabled below */ 3302 #define DVS_VERTICAL_OFFSET_ENABLE REG_BIT(27) 3303 #define DVS_SRC_WIDTH_MASK REG_GENMASK(26, 16) 3304 #define DVS_SRC_WIDTH(w) REG_FIELD_PREP(DVS_SRC_WIDTH_MASK, (w)) 3305 #define DVS_SRC_HEIGHT_MASK REG_GENMASK(10, 0) 3306 #define DVS_SRC_HEIGHT(h) REG_FIELD_PREP(DVS_SRC_HEIGHT_MASK, (h)) 3307 #define _DVSAGAMC_ILK 0x72300 /* ilk/snb */ 3308 #define _DVSAGAMCMAX_ILK 0x72340 /* ilk/snb */ 3309 3310 #define _DVSBCNTR 0x73180 3311 #define _DVSBLINOFF 0x73184 3312 #define _DVSBSTRIDE 0x73188 3313 #define _DVSBPOS 0x7318c 3314 #define _DVSBSIZE 0x73190 3315 #define _DVSBKEYVAL 0x73194 3316 #define _DVSBKEYMSK 0x73198 3317 #define _DVSBSURF 0x7319c 3318 #define _DVSBKEYMAXVAL 0x731a0 3319 #define _DVSBTILEOFF 0x731a4 3320 #define _DVSBSURFLIVE 0x731ac 3321 #define _DVSBGAMC_G4X 0x731e0 /* g4x */ 3322 #define _DVSBSCALE 0x73204 3323 #define _DVSBGAMC_ILK 0x73300 /* ilk/snb */ 3324 #define _DVSBGAMCMAX_ILK 0x73340 /* ilk/snb */ 3325 3326 #define DVSCNTR(pipe) _MMIO_PIPE(pipe, _DVSACNTR, _DVSBCNTR) 3327 #define DVSLINOFF(pipe) _MMIO_PIPE(pipe, _DVSALINOFF, _DVSBLINOFF) 3328 #define DVSSTRIDE(pipe) _MMIO_PIPE(pipe, _DVSASTRIDE, _DVSBSTRIDE) 3329 #define DVSPOS(pipe) _MMIO_PIPE(pipe, _DVSAPOS, _DVSBPOS) 3330 #define DVSSURF(pipe) _MMIO_PIPE(pipe, _DVSASURF, _DVSBSURF) 3331 #define DVSKEYMAX(pipe) _MMIO_PIPE(pipe, _DVSAKEYMAXVAL, _DVSBKEYMAXVAL) 3332 #define DVSSIZE(pipe) _MMIO_PIPE(pipe, _DVSASIZE, _DVSBSIZE) 3333 #define DVSSCALE(pipe) _MMIO_PIPE(pipe, _DVSASCALE, _DVSBSCALE) 3334 #define DVSTILEOFF(pipe) _MMIO_PIPE(pipe, _DVSATILEOFF, _DVSBTILEOFF) 3335 #define DVSKEYVAL(pipe) _MMIO_PIPE(pipe, _DVSAKEYVAL, _DVSBKEYVAL) 3336 #define DVSKEYMSK(pipe) _MMIO_PIPE(pipe, _DVSAKEYMSK, _DVSBKEYMSK) 3337 #define DVSSURFLIVE(pipe) _MMIO_PIPE(pipe, _DVSASURFLIVE, _DVSBSURFLIVE) 3338 #define DVSGAMC_G4X(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_G4X, _DVSBGAMC_G4X) + (5 - (i)) * 4) /* 6 x u0.8 */ 3339 #define DVSGAMC_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_ILK, _DVSBGAMC_ILK) + (i) * 4) /* 16 x u0.10 */ 3340 #define DVSGAMCMAX_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMCMAX_ILK, _DVSBGAMCMAX_ILK) + (i) * 4) /* 3 x u1.10 */ 3341 3342 #define _SPRA_CTL 0x70280 3343 #define SPRITE_ENABLE REG_BIT(31) 3344 #define SPRITE_PIPE_GAMMA_ENABLE REG_BIT(30) 3345 #define SPRITE_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) 3346 #define SPRITE_FORMAT_MASK REG_GENMASK(27, 25) 3347 #define SPRITE_FORMAT_YUV422 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 0) 3348 #define SPRITE_FORMAT_RGBX101010 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 1) 3349 #define SPRITE_FORMAT_RGBX888 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 2) 3350 #define SPRITE_FORMAT_RGBX161616 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 3) 3351 #define SPRITE_FORMAT_YUV444 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 4) 3352 #define SPRITE_FORMAT_XR_BGR101010 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 5) /* Extended range */ 3353 #define SPRITE_PIPE_CSC_ENABLE REG_BIT(24) 3354 #define SPRITE_SOURCE_KEY REG_BIT(22) 3355 #define SPRITE_RGB_ORDER_RGBX REG_BIT(20) /* only for 888 and 161616 */ 3356 #define SPRITE_YUV_TO_RGB_CSC_DISABLE REG_BIT(19) 3357 #define SPRITE_YUV_TO_RGB_CSC_FORMAT_BT709 REG_BIT(18) /* 0 is BT601 */ 3358 #define SPRITE_YUV_ORDER_MASK REG_GENMASK(17, 16) 3359 #define SPRITE_YUV_ORDER_YUYV REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 0) 3360 #define SPRITE_YUV_ORDER_UYVY REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 1) 3361 #define SPRITE_YUV_ORDER_YVYU REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 2) 3362 #define SPRITE_YUV_ORDER_VYUY REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 3) 3363 #define SPRITE_ROTATE_180 REG_BIT(15) 3364 #define SPRITE_TRICKLE_FEED_DISABLE REG_BIT(14) 3365 #define SPRITE_PLANE_GAMMA_DISABLE REG_BIT(13) 3366 #define SPRITE_TILED REG_BIT(10) 3367 #define SPRITE_DEST_KEY REG_BIT(2) 3368 #define _SPRA_LINOFF 0x70284 3369 #define _SPRA_STRIDE 0x70288 3370 #define _SPRA_POS 0x7028c 3371 #define SPRITE_POS_Y_MASK REG_GENMASK(31, 16) 3372 #define SPRITE_POS_Y(y) REG_FIELD_PREP(SPRITE_POS_Y_MASK, (y)) 3373 #define SPRITE_POS_X_MASK REG_GENMASK(15, 0) 3374 #define SPRITE_POS_X(x) REG_FIELD_PREP(SPRITE_POS_X_MASK, (x)) 3375 #define _SPRA_SIZE 0x70290 3376 #define SPRITE_HEIGHT_MASK REG_GENMASK(31, 16) 3377 #define SPRITE_HEIGHT(h) REG_FIELD_PREP(SPRITE_HEIGHT_MASK, (h)) 3378 #define SPRITE_WIDTH_MASK REG_GENMASK(15, 0) 3379 #define SPRITE_WIDTH(w) REG_FIELD_PREP(SPRITE_WIDTH_MASK, (w)) 3380 #define _SPRA_KEYVAL 0x70294 3381 #define _SPRA_KEYMSK 0x70298 3382 #define _SPRA_SURF 0x7029c 3383 #define SPRITE_ADDR_MASK REG_GENMASK(31, 12) 3384 #define _SPRA_KEYMAX 0x702a0 3385 #define _SPRA_TILEOFF 0x702a4 3386 #define SPRITE_OFFSET_Y_MASK REG_GENMASK(31, 16) 3387 #define SPRITE_OFFSET_Y(y) REG_FIELD_PREP(SPRITE_OFFSET_Y_MASK, (y)) 3388 #define SPRITE_OFFSET_X_MASK REG_GENMASK(15, 0) 3389 #define SPRITE_OFFSET_X(x) REG_FIELD_PREP(SPRITE_OFFSET_X_MASK, (x)) 3390 #define _SPRA_OFFSET 0x702a4 3391 #define _SPRA_SURFLIVE 0x702ac 3392 #define _SPRA_SCALE 0x70304 3393 #define SPRITE_SCALE_ENABLE REG_BIT(31) 3394 #define SPRITE_FILTER_MASK REG_GENMASK(30, 29) 3395 #define SPRITE_FILTER_MEDIUM REG_FIELD_PREP(SPRITE_FILTER_MASK, 0) 3396 #define SPRITE_FILTER_ENHANCING REG_FIELD_PREP(SPRITE_FILTER_MASK, 1) 3397 #define SPRITE_FILTER_SOFTENING REG_FIELD_PREP(SPRITE_FILTER_MASK, 2) 3398 #define SPRITE_VERTICAL_OFFSET_HALF REG_BIT(28) /* must be enabled below */ 3399 #define SPRITE_VERTICAL_OFFSET_ENABLE REG_BIT(27) 3400 #define SPRITE_SRC_WIDTH_MASK REG_GENMASK(26, 16) 3401 #define SPRITE_SRC_WIDTH(w) REG_FIELD_PREP(SPRITE_SRC_WIDTH_MASK, (w)) 3402 #define SPRITE_SRC_HEIGHT_MASK REG_GENMASK(10, 0) 3403 #define SPRITE_SRC_HEIGHT(h) REG_FIELD_PREP(SPRITE_SRC_HEIGHT_MASK, (h)) 3404 #define _SPRA_GAMC 0x70400 3405 #define _SPRA_GAMC16 0x70440 3406 #define _SPRA_GAMC17 0x7044c 3407 3408 #define _SPRB_CTL 0x71280 3409 #define _SPRB_LINOFF 0x71284 3410 #define _SPRB_STRIDE 0x71288 3411 #define _SPRB_POS 0x7128c 3412 #define _SPRB_SIZE 0x71290 3413 #define _SPRB_KEYVAL 0x71294 3414 #define _SPRB_KEYMSK 0x71298 3415 #define _SPRB_SURF 0x7129c 3416 #define _SPRB_KEYMAX 0x712a0 3417 #define _SPRB_TILEOFF 0x712a4 3418 #define _SPRB_OFFSET 0x712a4 3419 #define _SPRB_SURFLIVE 0x712ac 3420 #define _SPRB_SCALE 0x71304 3421 #define _SPRB_GAMC 0x71400 3422 #define _SPRB_GAMC16 0x71440 3423 #define _SPRB_GAMC17 0x7144c 3424 3425 #define SPRCTL(pipe) _MMIO_PIPE(pipe, _SPRA_CTL, _SPRB_CTL) 3426 #define SPRLINOFF(pipe) _MMIO_PIPE(pipe, _SPRA_LINOFF, _SPRB_LINOFF) 3427 #define SPRSTRIDE(pipe) _MMIO_PIPE(pipe, _SPRA_STRIDE, _SPRB_STRIDE) 3428 #define SPRPOS(pipe) _MMIO_PIPE(pipe, _SPRA_POS, _SPRB_POS) 3429 #define SPRSIZE(pipe) _MMIO_PIPE(pipe, _SPRA_SIZE, _SPRB_SIZE) 3430 #define SPRKEYVAL(pipe) _MMIO_PIPE(pipe, _SPRA_KEYVAL, _SPRB_KEYVAL) 3431 #define SPRKEYMSK(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMSK, _SPRB_KEYMSK) 3432 #define SPRSURF(pipe) _MMIO_PIPE(pipe, _SPRA_SURF, _SPRB_SURF) 3433 #define SPRKEYMAX(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMAX, _SPRB_KEYMAX) 3434 #define SPRTILEOFF(pipe) _MMIO_PIPE(pipe, _SPRA_TILEOFF, _SPRB_TILEOFF) 3435 #define SPROFFSET(pipe) _MMIO_PIPE(pipe, _SPRA_OFFSET, _SPRB_OFFSET) 3436 #define SPRSCALE(pipe) _MMIO_PIPE(pipe, _SPRA_SCALE, _SPRB_SCALE) 3437 #define SPRGAMC(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC, _SPRB_GAMC) + (i) * 4) /* 16 x u0.10 */ 3438 #define SPRGAMC16(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC16, _SPRB_GAMC16) + (i) * 4) /* 3 x u1.10 */ 3439 #define SPRGAMC17(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC17, _SPRB_GAMC17) + (i) * 4) /* 3 x u2.10 */ 3440 #define SPRSURFLIVE(pipe) _MMIO_PIPE(pipe, _SPRA_SURFLIVE, _SPRB_SURFLIVE) 3441 3442 #define _SPACNTR (VLV_DISPLAY_BASE + 0x72180) 3443 #define SP_ENABLE REG_BIT(31) 3444 #define SP_PIPE_GAMMA_ENABLE REG_BIT(30) 3445 #define SP_FORMAT_MASK REG_GENMASK(29, 26) 3446 #define SP_FORMAT_YUV422 REG_FIELD_PREP(SP_FORMAT_MASK, 0) 3447 #define SP_FORMAT_8BPP REG_FIELD_PREP(SP_FORMAT_MASK, 2) 3448 #define SP_FORMAT_BGR565 REG_FIELD_PREP(SP_FORMAT_MASK, 5) 3449 #define SP_FORMAT_BGRX8888 REG_FIELD_PREP(SP_FORMAT_MASK, 6) 3450 #define SP_FORMAT_BGRA8888 REG_FIELD_PREP(SP_FORMAT_MASK, 7) 3451 #define SP_FORMAT_RGBX1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 8) 3452 #define SP_FORMAT_RGBA1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 9) 3453 #define SP_FORMAT_BGRX1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 10) /* CHV pipe B */ 3454 #define SP_FORMAT_BGRA1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 11) /* CHV pipe B */ 3455 #define SP_FORMAT_RGBX8888 REG_FIELD_PREP(SP_FORMAT_MASK, 14) 3456 #define SP_FORMAT_RGBA8888 REG_FIELD_PREP(SP_FORMAT_MASK, 15) 3457 #define SP_ALPHA_PREMULTIPLY REG_BIT(23) /* CHV pipe B */ 3458 #define SP_SOURCE_KEY REG_BIT(22) 3459 #define SP_YUV_FORMAT_BT709 REG_BIT(18) 3460 #define SP_YUV_ORDER_MASK REG_GENMASK(17, 16) 3461 #define SP_YUV_ORDER_YUYV REG_FIELD_PREP(SP_YUV_ORDER_MASK, 0) 3462 #define SP_YUV_ORDER_UYVY REG_FIELD_PREP(SP_YUV_ORDER_MASK, 1) 3463 #define SP_YUV_ORDER_YVYU REG_FIELD_PREP(SP_YUV_ORDER_MASK, 2) 3464 #define SP_YUV_ORDER_VYUY REG_FIELD_PREP(SP_YUV_ORDER_MASK, 3) 3465 #define SP_ROTATE_180 REG_BIT(15) 3466 #define SP_TILED REG_BIT(10) 3467 #define SP_MIRROR REG_BIT(8) /* CHV pipe B */ 3468 #define _SPALINOFF (VLV_DISPLAY_BASE + 0x72184) 3469 #define _SPASTRIDE (VLV_DISPLAY_BASE + 0x72188) 3470 #define _SPAPOS (VLV_DISPLAY_BASE + 0x7218c) 3471 #define SP_POS_Y_MASK REG_GENMASK(31, 16) 3472 #define SP_POS_Y(y) REG_FIELD_PREP(SP_POS_Y_MASK, (y)) 3473 #define SP_POS_X_MASK REG_GENMASK(15, 0) 3474 #define SP_POS_X(x) REG_FIELD_PREP(SP_POS_X_MASK, (x)) 3475 #define _SPASIZE (VLV_DISPLAY_BASE + 0x72190) 3476 #define SP_HEIGHT_MASK REG_GENMASK(31, 16) 3477 #define SP_HEIGHT(h) REG_FIELD_PREP(SP_HEIGHT_MASK, (h)) 3478 #define SP_WIDTH_MASK REG_GENMASK(15, 0) 3479 #define SP_WIDTH(w) REG_FIELD_PREP(SP_WIDTH_MASK, (w)) 3480 #define _SPAKEYMINVAL (VLV_DISPLAY_BASE + 0x72194) 3481 #define _SPAKEYMSK (VLV_DISPLAY_BASE + 0x72198) 3482 #define _SPASURF (VLV_DISPLAY_BASE + 0x7219c) 3483 #define SP_ADDR_MASK REG_GENMASK(31, 12) 3484 #define _SPAKEYMAXVAL (VLV_DISPLAY_BASE + 0x721a0) 3485 #define _SPATILEOFF (VLV_DISPLAY_BASE + 0x721a4) 3486 #define SP_OFFSET_Y_MASK REG_GENMASK(31, 16) 3487 #define SP_OFFSET_Y(y) REG_FIELD_PREP(SP_OFFSET_Y_MASK, (y)) 3488 #define SP_OFFSET_X_MASK REG_GENMASK(15, 0) 3489 #define SP_OFFSET_X(x) REG_FIELD_PREP(SP_OFFSET_X_MASK, (x)) 3490 #define _SPACONSTALPHA (VLV_DISPLAY_BASE + 0x721a8) 3491 #define SP_CONST_ALPHA_ENABLE REG_BIT(31) 3492 #define SP_CONST_ALPHA_MASK REG_GENMASK(7, 0) 3493 #define SP_CONST_ALPHA(alpha) REG_FIELD_PREP(SP_CONST_ALPHA_MASK, (alpha)) 3494 #define _SPASURFLIVE (VLV_DISPLAY_BASE + 0x721ac) 3495 #define _SPACLRC0 (VLV_DISPLAY_BASE + 0x721d0) 3496 #define SP_CONTRAST_MASK REG_GENMASK(26, 18) 3497 #define SP_CONTRAST(x) REG_FIELD_PREP(SP_CONTRAST_MASK, (x)) /* u3.6 */ 3498 #define SP_BRIGHTNESS_MASK REG_GENMASK(7, 0) 3499 #define SP_BRIGHTNESS(x) REG_FIELD_PREP(SP_BRIGHTNESS_MASK, (x)) /* s8 */ 3500 #define _SPACLRC1 (VLV_DISPLAY_BASE + 0x721d4) 3501 #define SP_SH_SIN_MASK REG_GENMASK(26, 16) 3502 #define SP_SH_SIN(x) REG_FIELD_PREP(SP_SH_SIN_MASK, (x)) /* s4.7 */ 3503 #define SP_SH_COS_MASK REG_GENMASK(9, 0) 3504 #define SP_SH_COS(x) REG_FIELD_PREP(SP_SH_COS_MASK, (x)) /* u3.7 */ 3505 #define _SPAGAMC (VLV_DISPLAY_BASE + 0x721e0) 3506 3507 #define _SPBCNTR (VLV_DISPLAY_BASE + 0x72280) 3508 #define _SPBLINOFF (VLV_DISPLAY_BASE + 0x72284) 3509 #define _SPBSTRIDE (VLV_DISPLAY_BASE + 0x72288) 3510 #define _SPBPOS (VLV_DISPLAY_BASE + 0x7228c) 3511 #define _SPBSIZE (VLV_DISPLAY_BASE + 0x72290) 3512 #define _SPBKEYMINVAL (VLV_DISPLAY_BASE + 0x72294) 3513 #define _SPBKEYMSK (VLV_DISPLAY_BASE + 0x72298) 3514 #define _SPBSURF (VLV_DISPLAY_BASE + 0x7229c) 3515 #define _SPBKEYMAXVAL (VLV_DISPLAY_BASE + 0x722a0) 3516 #define _SPBTILEOFF (VLV_DISPLAY_BASE + 0x722a4) 3517 #define _SPBCONSTALPHA (VLV_DISPLAY_BASE + 0x722a8) 3518 #define _SPBSURFLIVE (VLV_DISPLAY_BASE + 0x722ac) 3519 #define _SPBCLRC0 (VLV_DISPLAY_BASE + 0x722d0) 3520 #define _SPBCLRC1 (VLV_DISPLAY_BASE + 0x722d4) 3521 #define _SPBGAMC (VLV_DISPLAY_BASE + 0x722e0) 3522 3523 #define _VLV_SPR(pipe, plane_id, reg_a, reg_b) \ 3524 _PIPE((pipe) * 2 + (plane_id) - PLANE_SPRITE0, (reg_a), (reg_b)) 3525 #define _MMIO_VLV_SPR(pipe, plane_id, reg_a, reg_b) \ 3526 _MMIO(_VLV_SPR((pipe), (plane_id), (reg_a), (reg_b))) 3527 3528 #define SPCNTR(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACNTR, _SPBCNTR) 3529 #define SPLINOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPALINOFF, _SPBLINOFF) 3530 #define SPSTRIDE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASTRIDE, _SPBSTRIDE) 3531 #define SPPOS(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAPOS, _SPBPOS) 3532 #define SPSIZE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASIZE, _SPBSIZE) 3533 #define SPKEYMINVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMINVAL, _SPBKEYMINVAL) 3534 #define SPKEYMSK(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMSK, _SPBKEYMSK) 3535 #define SPSURF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASURF, _SPBSURF) 3536 #define SPKEYMAXVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMAXVAL, _SPBKEYMAXVAL) 3537 #define SPTILEOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPATILEOFF, _SPBTILEOFF) 3538 #define SPCONSTALPHA(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACONSTALPHA, _SPBCONSTALPHA) 3539 #define SPSURFLIVE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASURFLIVE, _SPBSURFLIVE) 3540 #define SPCLRC0(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC0, _SPBCLRC0) 3541 #define SPCLRC1(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC1, _SPBCLRC1) 3542 #define SPGAMC(pipe, plane_id, i) _MMIO(_VLV_SPR((pipe), (plane_id), _SPAGAMC, _SPBGAMC) + (5 - (i)) * 4) /* 6 x u0.10 */ 3543 3544 /* 3545 * CHV pipe B sprite CSC 3546 * 3547 * |cr| |c0 c1 c2| |cr + cr_ioff| |cr_ooff| 3548 * |yg| = |c3 c4 c5| x |yg + yg_ioff| + |yg_ooff| 3549 * |cb| |c6 c7 c8| |cb + cr_ioff| |cb_ooff| 3550 */ 3551 #define _MMIO_CHV_SPCSC(plane_id, reg) \ 3552 _MMIO(VLV_DISPLAY_BASE + ((plane_id) - PLANE_SPRITE0) * 0x1000 + (reg)) 3553 3554 #define SPCSCYGOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d900) 3555 #define SPCSCCBOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d904) 3556 #define SPCSCCROFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d908) 3557 #define SPCSC_OOFF_MASK REG_GENMASK(26, 16) 3558 #define SPCSC_OOFF(x) REG_FIELD_PREP(SPCSC_OOFF_MASK, (x) & 0x7ff) /* s11 */ 3559 #define SPCSC_IOFF_MASK REG_GENMASK(10, 0) 3560 #define SPCSC_IOFF(x) REG_FIELD_PREP(SPCSC_IOFF_MASK, (x) & 0x7ff) /* s11 */ 3561 3562 #define SPCSCC01(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d90c) 3563 #define SPCSCC23(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d910) 3564 #define SPCSCC45(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d914) 3565 #define SPCSCC67(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d918) 3566 #define SPCSCC8(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d91c) 3567 #define SPCSC_C1_MASK REG_GENMASK(30, 16) 3568 #define SPCSC_C1(x) REG_FIELD_PREP(SPCSC_C1_MASK, (x) & 0x7fff) /* s3.12 */ 3569 #define SPCSC_C0_MASK REG_GENMASK(14, 0) 3570 #define SPCSC_C0(x) REG_FIELD_PREP(SPCSC_C0_MASK, (x) & 0x7fff) /* s3.12 */ 3571 3572 #define SPCSCYGICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d920) 3573 #define SPCSCCBICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d924) 3574 #define SPCSCCRICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d928) 3575 #define SPCSC_IMAX_MASK REG_GENMASK(26, 16) 3576 #define SPCSC_IMAX(x) REG_FIELD_PREP(SPCSC_IMAX_MASK, (x) & 0x7ff) /* s11 */ 3577 #define SPCSC_IMIN_MASK REG_GENMASK(10, 0) 3578 #define SPCSC_IMIN(x) REG_FIELD_PREP(SPCSC_IMIN_MASK, (x) & 0x7ff) /* s11 */ 3579 3580 #define SPCSCYGOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d92c) 3581 #define SPCSCCBOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d930) 3582 #define SPCSCCROCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d934) 3583 #define SPCSC_OMAX_MASK REG_GENMASK(25, 16) 3584 #define SPCSC_OMAX(x) REG_FIELD_PREP(SPCSC_OMAX_MASK, (x)) /* u10 */ 3585 #define SPCSC_OMIN_MASK REG_GENMASK(9, 0) 3586 #define SPCSC_OMIN(x) REG_FIELD_PREP(SPCSC_OMIN_MASK, (x)) /* u10 */ 3587 3588 /* Skylake plane registers */ 3589 3590 #define _PLANE_CTL_1_A 0x70180 3591 #define _PLANE_CTL_2_A 0x70280 3592 #define _PLANE_CTL_3_A 0x70380 3593 #define PLANE_CTL_ENABLE REG_BIT(31) 3594 #define PLANE_CTL_ARB_SLOTS_MASK REG_GENMASK(30, 28) /* icl+ */ 3595 #define PLANE_CTL_ARB_SLOTS(x) REG_FIELD_PREP(PLANE_CTL_ARB_SLOTS_MASK, (x)) /* icl+ */ 3596 #define PLANE_CTL_PIPE_GAMMA_ENABLE REG_BIT(30) /* Pre-GLK */ 3597 #define PLANE_CTL_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) 3598 /* 3599 * ICL+ uses the same PLANE_CTL_FORMAT bits, but the field definition 3600 * expanded to include bit 23 as well. However, the shift-24 based values 3601 * correctly map to the same formats in ICL, as long as bit 23 is set to 0 3602 */ 3603 #define PLANE_CTL_FORMAT_MASK_SKL REG_GENMASK(27, 24) /* pre-icl */ 3604 #define PLANE_CTL_FORMAT_MASK_ICL REG_GENMASK(27, 23) /* icl+ */ 3605 #define PLANE_CTL_FORMAT_YUV422 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 0) 3606 #define PLANE_CTL_FORMAT_NV12 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 1) 3607 #define PLANE_CTL_FORMAT_XRGB_2101010 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 2) 3608 #define PLANE_CTL_FORMAT_P010 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 3) 3609 #define PLANE_CTL_FORMAT_XRGB_8888 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 4) 3610 #define PLANE_CTL_FORMAT_P012 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 5) 3611 #define PLANE_CTL_FORMAT_XRGB_16161616F REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 6) 3612 #define PLANE_CTL_FORMAT_P016 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 7) 3613 #define PLANE_CTL_FORMAT_XYUV REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 8) 3614 #define PLANE_CTL_FORMAT_INDEXED REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 12) 3615 #define PLANE_CTL_FORMAT_RGB_565 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 14) 3616 #define PLANE_CTL_FORMAT_Y210 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 1) 3617 #define PLANE_CTL_FORMAT_Y212 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 3) 3618 #define PLANE_CTL_FORMAT_Y216 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 5) 3619 #define PLANE_CTL_FORMAT_Y410 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 7) 3620 #define PLANE_CTL_FORMAT_Y412 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 9) 3621 #define PLANE_CTL_FORMAT_Y416 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 11) 3622 #define PLANE_CTL_PIPE_CSC_ENABLE REG_BIT(23) /* Pre-GLK */ 3623 #define PLANE_CTL_KEY_ENABLE_MASK REG_GENMASK(22, 21) 3624 #define PLANE_CTL_KEY_ENABLE_SOURCE REG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 1) 3625 #define PLANE_CTL_KEY_ENABLE_DESTINATION REG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 2) 3626 #define PLANE_CTL_ORDER_RGBX REG_BIT(20) 3627 #define PLANE_CTL_YUV420_Y_PLANE REG_BIT(19) 3628 #define PLANE_CTL_YUV_TO_RGB_CSC_FORMAT_BT709 REG_BIT(18) 3629 #define PLANE_CTL_YUV422_ORDER_MASK REG_GENMASK(17, 16) 3630 #define PLANE_CTL_YUV422_ORDER_YUYV REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 0) 3631 #define PLANE_CTL_YUV422_ORDER_UYVY REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 1) 3632 #define PLANE_CTL_YUV422_ORDER_YVYU REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 2) 3633 #define PLANE_CTL_YUV422_ORDER_VYUY REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 3) 3634 #define PLANE_CTL_RENDER_DECOMPRESSION_ENABLE REG_BIT(15) 3635 #define PLANE_CTL_TRICKLE_FEED_DISABLE REG_BIT(14) 3636 #define PLANE_CTL_CLEAR_COLOR_DISABLE REG_BIT(13) /* TGL+ */ 3637 #define PLANE_CTL_PLANE_GAMMA_DISABLE REG_BIT(13) /* Pre-GLK */ 3638 #define PLANE_CTL_TILED_MASK REG_GENMASK(12, 10) 3639 #define PLANE_CTL_TILED_LINEAR REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 0) 3640 #define PLANE_CTL_TILED_X REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 1) 3641 #define PLANE_CTL_TILED_Y REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 4) 3642 #define PLANE_CTL_TILED_YF REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5) 3643 #define PLANE_CTL_TILED_4 REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5) 3644 #define PLANE_CTL_ASYNC_FLIP REG_BIT(9) 3645 #define PLANE_CTL_FLIP_HORIZONTAL REG_BIT(8) 3646 #define PLANE_CTL_MEDIA_DECOMPRESSION_ENABLE REG_BIT(4) /* TGL+ */ 3647 #define PLANE_CTL_ALPHA_MASK REG_GENMASK(5, 4) /* Pre-GLK */ 3648 #define PLANE_CTL_ALPHA_DISABLE REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 0) 3649 #define PLANE_CTL_ALPHA_SW_PREMULTIPLY REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 2) 3650 #define PLANE_CTL_ALPHA_HW_PREMULTIPLY REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 3) 3651 #define PLANE_CTL_ROTATE_MASK REG_GENMASK(1, 0) 3652 #define PLANE_CTL_ROTATE_0 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 0) 3653 #define PLANE_CTL_ROTATE_90 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 1) 3654 #define PLANE_CTL_ROTATE_180 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 2) 3655 #define PLANE_CTL_ROTATE_270 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 3) 3656 #define _PLANE_STRIDE_1_A 0x70188 3657 #define _PLANE_STRIDE_2_A 0x70288 3658 #define _PLANE_STRIDE_3_A 0x70388 3659 #define PLANE_STRIDE__MASK REG_GENMASK(11, 0) 3660 #define PLANE_STRIDE_(stride) REG_FIELD_PREP(PLANE_STRIDE__MASK, (stride)) 3661 #define _PLANE_POS_1_A 0x7018c 3662 #define _PLANE_POS_2_A 0x7028c 3663 #define _PLANE_POS_3_A 0x7038c 3664 #define PLANE_POS_Y_MASK REG_GENMASK(31, 16) 3665 #define PLANE_POS_Y(y) REG_FIELD_PREP(PLANE_POS_Y_MASK, (y)) 3666 #define PLANE_POS_X_MASK REG_GENMASK(15, 0) 3667 #define PLANE_POS_X(x) REG_FIELD_PREP(PLANE_POS_X_MASK, (x)) 3668 #define _PLANE_SIZE_1_A 0x70190 3669 #define _PLANE_SIZE_2_A 0x70290 3670 #define _PLANE_SIZE_3_A 0x70390 3671 #define PLANE_HEIGHT_MASK REG_GENMASK(31, 16) 3672 #define PLANE_HEIGHT(h) REG_FIELD_PREP(PLANE_HEIGHT_MASK, (h)) 3673 #define PLANE_WIDTH_MASK REG_GENMASK(15, 0) 3674 #define PLANE_WIDTH(w) REG_FIELD_PREP(PLANE_WIDTH_MASK, (w)) 3675 #define _PLANE_SURF_1_A 0x7019c 3676 #define _PLANE_SURF_2_A 0x7029c 3677 #define _PLANE_SURF_3_A 0x7039c 3678 #define PLANE_SURF_ADDR_MASK REG_GENMASK(31, 12) 3679 #define PLANE_SURF_DECRYPT REG_BIT(2) 3680 #define _PLANE_OFFSET_1_A 0x701a4 3681 #define _PLANE_OFFSET_2_A 0x702a4 3682 #define _PLANE_OFFSET_3_A 0x703a4 3683 #define PLANE_OFFSET_Y_MASK REG_GENMASK(31, 16) 3684 #define PLANE_OFFSET_Y(y) REG_FIELD_PREP(PLANE_OFFSET_Y_MASK, (y)) 3685 #define PLANE_OFFSET_X_MASK REG_GENMASK(15, 0) 3686 #define PLANE_OFFSET_X(x) REG_FIELD_PREP(PLANE_OFFSET_X_MASK, (x)) 3687 #define _PLANE_KEYVAL_1_A 0x70194 3688 #define _PLANE_KEYVAL_2_A 0x70294 3689 #define _PLANE_KEYMSK_1_A 0x70198 3690 #define _PLANE_KEYMSK_2_A 0x70298 3691 #define PLANE_KEYMSK_ALPHA_ENABLE REG_BIT(31) 3692 #define _PLANE_KEYMAX_1_A 0x701a0 3693 #define _PLANE_KEYMAX_2_A 0x702a0 3694 #define PLANE_KEYMAX_ALPHA_MASK REG_GENMASK(31, 24) 3695 #define PLANE_KEYMAX_ALPHA(a) REG_FIELD_PREP(PLANE_KEYMAX_ALPHA_MASK, (a)) 3696 #define _PLANE_SURFLIVE_1_A 0x701ac 3697 #define _PLANE_SURFLIVE_2_A 0x702ac 3698 #define _PLANE_CC_VAL_1_A 0x701b4 3699 #define _PLANE_CC_VAL_2_A 0x702b4 3700 #define _PLANE_AUX_DIST_1_A 0x701c0 3701 #define PLANE_AUX_DISTANCE_MASK REG_GENMASK(31, 12) 3702 #define PLANE_AUX_STRIDE_MASK REG_GENMASK(11, 0) 3703 #define PLANE_AUX_STRIDE(stride) REG_FIELD_PREP(PLANE_AUX_STRIDE_MASK, (stride)) 3704 #define _PLANE_AUX_DIST_2_A 0x702c0 3705 #define _PLANE_AUX_OFFSET_1_A 0x701c4 3706 #define _PLANE_AUX_OFFSET_2_A 0x702c4 3707 #define _PLANE_CUS_CTL_1_A 0x701c8 3708 #define _PLANE_CUS_CTL_2_A 0x702c8 3709 #define PLANE_CUS_ENABLE REG_BIT(31) 3710 #define PLANE_CUS_Y_PLANE_MASK REG_BIT(30) 3711 #define PLANE_CUS_Y_PLANE_4_RKL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0) 3712 #define PLANE_CUS_Y_PLANE_5_RKL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1) 3713 #define PLANE_CUS_Y_PLANE_6_ICL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0) 3714 #define PLANE_CUS_Y_PLANE_7_ICL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1) 3715 #define PLANE_CUS_HPHASE_SIGN_NEGATIVE REG_BIT(19) 3716 #define PLANE_CUS_HPHASE_MASK REG_GENMASK(17, 16) 3717 #define PLANE_CUS_HPHASE_0 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 0) 3718 #define PLANE_CUS_HPHASE_0_25 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 1) 3719 #define PLANE_CUS_HPHASE_0_5 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 2) 3720 #define PLANE_CUS_VPHASE_SIGN_NEGATIVE REG_BIT(15) 3721 #define PLANE_CUS_VPHASE_MASK REG_GENMASK(13, 12) 3722 #define PLANE_CUS_VPHASE_0 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 0) 3723 #define PLANE_CUS_VPHASE_0_25 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 1) 3724 #define PLANE_CUS_VPHASE_0_5 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 2) 3725 #define _PLANE_COLOR_CTL_1_A 0x701CC /* GLK+ */ 3726 #define _PLANE_COLOR_CTL_2_A 0x702CC /* GLK+ */ 3727 #define _PLANE_COLOR_CTL_3_A 0x703CC /* GLK+ */ 3728 #define PLANE_COLOR_PIPE_GAMMA_ENABLE REG_BIT(30) /* Pre-ICL */ 3729 #define PLANE_COLOR_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) 3730 #define PLANE_COLOR_PIPE_CSC_ENABLE REG_BIT(23) /* Pre-ICL */ 3731 #define PLANE_COLOR_PLANE_CSC_ENABLE REG_BIT(21) /* ICL+ */ 3732 #define PLANE_COLOR_INPUT_CSC_ENABLE REG_BIT(20) /* ICL+ */ 3733 #define PLANE_COLOR_CSC_MODE_MASK REG_GENMASK(19, 17) 3734 #define PLANE_COLOR_CSC_MODE_BYPASS REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 0) 3735 #define PLANE_COLOR_CSC_MODE_YUV601_TO_RGB601 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 1) 3736 #define PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 2) 3737 #define PLANE_COLOR_CSC_MODE_YUV2020_TO_RGB2020 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 3) 3738 #define PLANE_COLOR_CSC_MODE_RGB709_TO_RGB2020 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 4) 3739 #define PLANE_COLOR_PLANE_GAMMA_DISABLE REG_BIT(13) 3740 #define PLANE_COLOR_ALPHA_MASK REG_GENMASK(5, 4) 3741 #define PLANE_COLOR_ALPHA_DISABLE REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 0) 3742 #define PLANE_COLOR_ALPHA_SW_PREMULTIPLY REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 2) 3743 #define PLANE_COLOR_ALPHA_HW_PREMULTIPLY REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 3) 3744 #define _PLANE_CHICKEN_1_A 0x7026C /* tgl+ */ 3745 #define _PLANE_CHICKEN_2_A 0x7036C /* tgl+ */ 3746 #define PLANE_CHICKEN_DISABLE_DPT REG_BIT(19) /* mtl+ */ 3747 #define _PLANE_BUF_CFG_1_A 0x7027c 3748 #define _PLANE_BUF_CFG_2_A 0x7037c 3749 /* skl+: 10 bits, icl+ 11 bits, adlp+ 12 bits */ 3750 #define PLANE_BUF_END_MASK REG_GENMASK(27, 16) 3751 #define PLANE_BUF_END(end) REG_FIELD_PREP(PLANE_BUF_END_MASK, (end)) 3752 #define PLANE_BUF_START_MASK REG_GENMASK(11, 0) 3753 #define PLANE_BUF_START(start) REG_FIELD_PREP(PLANE_BUF_START_MASK, (start)) 3754 #define _PLANE_NV12_BUF_CFG_1_A 0x70278 3755 #define _PLANE_NV12_BUF_CFG_2_A 0x70378 3756 3757 #define _PLANE_CC_VAL_1_B 0x711b4 3758 #define _PLANE_CC_VAL_2_B 0x712b4 3759 #define _PLANE_CC_VAL_1(pipe, dw) (_PIPE(pipe, _PLANE_CC_VAL_1_A, _PLANE_CC_VAL_1_B) + (dw) * 4) 3760 #define _PLANE_CC_VAL_2(pipe, dw) (_PIPE(pipe, _PLANE_CC_VAL_2_A, _PLANE_CC_VAL_2_B) + (dw) * 4) 3761 #define PLANE_CC_VAL(pipe, plane, dw) \ 3762 _MMIO_PLANE((plane), _PLANE_CC_VAL_1((pipe), (dw)), _PLANE_CC_VAL_2((pipe), (dw))) 3763 3764 /* Input CSC Register Definitions */ 3765 #define _PLANE_INPUT_CSC_RY_GY_1_A 0x701E0 3766 #define _PLANE_INPUT_CSC_RY_GY_2_A 0x702E0 3767 3768 #define _PLANE_INPUT_CSC_RY_GY_1_B 0x711E0 3769 #define _PLANE_INPUT_CSC_RY_GY_2_B 0x712E0 3770 3771 #define _PLANE_INPUT_CSC_RY_GY_1(pipe) \ 3772 _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_1_A, \ 3773 _PLANE_INPUT_CSC_RY_GY_1_B) 3774 #define _PLANE_INPUT_CSC_RY_GY_2(pipe) \ 3775 _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_2_A, \ 3776 _PLANE_INPUT_CSC_RY_GY_2_B) 3777 3778 #define PLANE_INPUT_CSC_COEFF(pipe, plane, index) \ 3779 _MMIO_PLANE(plane, _PLANE_INPUT_CSC_RY_GY_1(pipe) + (index) * 4, \ 3780 _PLANE_INPUT_CSC_RY_GY_2(pipe) + (index) * 4) 3781 3782 #define _PLANE_INPUT_CSC_PREOFF_HI_1_A 0x701F8 3783 #define _PLANE_INPUT_CSC_PREOFF_HI_2_A 0x702F8 3784 3785 #define _PLANE_INPUT_CSC_PREOFF_HI_1_B 0x711F8 3786 #define _PLANE_INPUT_CSC_PREOFF_HI_2_B 0x712F8 3787 3788 #define _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) \ 3789 _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_1_A, \ 3790 _PLANE_INPUT_CSC_PREOFF_HI_1_B) 3791 #define _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) \ 3792 _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_2_A, \ 3793 _PLANE_INPUT_CSC_PREOFF_HI_2_B) 3794 #define PLANE_INPUT_CSC_PREOFF(pipe, plane, index) \ 3795 _MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) + (index) * 4, \ 3796 _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) + (index) * 4) 3797 3798 #define _PLANE_INPUT_CSC_POSTOFF_HI_1_A 0x70204 3799 #define _PLANE_INPUT_CSC_POSTOFF_HI_2_A 0x70304 3800 3801 #define _PLANE_INPUT_CSC_POSTOFF_HI_1_B 0x71204 3802 #define _PLANE_INPUT_CSC_POSTOFF_HI_2_B 0x71304 3803 3804 #define _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) \ 3805 _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_1_A, \ 3806 _PLANE_INPUT_CSC_POSTOFF_HI_1_B) 3807 #define _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) \ 3808 _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_2_A, \ 3809 _PLANE_INPUT_CSC_POSTOFF_HI_2_B) 3810 #define PLANE_INPUT_CSC_POSTOFF(pipe, plane, index) \ 3811 _MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) + (index) * 4, \ 3812 _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) + (index) * 4) 3813 3814 #define _PLANE_CTL_1_B 0x71180 3815 #define _PLANE_CTL_2_B 0x71280 3816 #define _PLANE_CTL_3_B 0x71380 3817 #define _PLANE_CTL_1(pipe) _PIPE(pipe, _PLANE_CTL_1_A, _PLANE_CTL_1_B) 3818 #define _PLANE_CTL_2(pipe) _PIPE(pipe, _PLANE_CTL_2_A, _PLANE_CTL_2_B) 3819 #define _PLANE_CTL_3(pipe) _PIPE(pipe, _PLANE_CTL_3_A, _PLANE_CTL_3_B) 3820 #define PLANE_CTL(pipe, plane) \ 3821 _MMIO_PLANE(plane, _PLANE_CTL_1(pipe), _PLANE_CTL_2(pipe)) 3822 3823 #define _PLANE_STRIDE_1_B 0x71188 3824 #define _PLANE_STRIDE_2_B 0x71288 3825 #define _PLANE_STRIDE_3_B 0x71388 3826 #define _PLANE_STRIDE_1(pipe) \ 3827 _PIPE(pipe, _PLANE_STRIDE_1_A, _PLANE_STRIDE_1_B) 3828 #define _PLANE_STRIDE_2(pipe) \ 3829 _PIPE(pipe, _PLANE_STRIDE_2_A, _PLANE_STRIDE_2_B) 3830 #define _PLANE_STRIDE_3(pipe) \ 3831 _PIPE(pipe, _PLANE_STRIDE_3_A, _PLANE_STRIDE_3_B) 3832 #define PLANE_STRIDE(pipe, plane) \ 3833 _MMIO_PLANE(plane, _PLANE_STRIDE_1(pipe), _PLANE_STRIDE_2(pipe)) 3834 3835 #define _PLANE_POS_1_B 0x7118c 3836 #define _PLANE_POS_2_B 0x7128c 3837 #define _PLANE_POS_3_B 0x7138c 3838 #define _PLANE_POS_1(pipe) _PIPE(pipe, _PLANE_POS_1_A, _PLANE_POS_1_B) 3839 #define _PLANE_POS_2(pipe) _PIPE(pipe, _PLANE_POS_2_A, _PLANE_POS_2_B) 3840 #define _PLANE_POS_3(pipe) _PIPE(pipe, _PLANE_POS_3_A, _PLANE_POS_3_B) 3841 #define PLANE_POS(pipe, plane) \ 3842 _MMIO_PLANE(plane, _PLANE_POS_1(pipe), _PLANE_POS_2(pipe)) 3843 3844 #define _PLANE_SIZE_1_B 0x71190 3845 #define _PLANE_SIZE_2_B 0x71290 3846 #define _PLANE_SIZE_3_B 0x71390 3847 #define _PLANE_SIZE_1(pipe) _PIPE(pipe, _PLANE_SIZE_1_A, _PLANE_SIZE_1_B) 3848 #define _PLANE_SIZE_2(pipe) _PIPE(pipe, _PLANE_SIZE_2_A, _PLANE_SIZE_2_B) 3849 #define _PLANE_SIZE_3(pipe) _PIPE(pipe, _PLANE_SIZE_3_A, _PLANE_SIZE_3_B) 3850 #define PLANE_SIZE(pipe, plane) \ 3851 _MMIO_PLANE(plane, _PLANE_SIZE_1(pipe), _PLANE_SIZE_2(pipe)) 3852 3853 #define _PLANE_SURF_1_B 0x7119c 3854 #define _PLANE_SURF_2_B 0x7129c 3855 #define _PLANE_SURF_3_B 0x7139c 3856 #define _PLANE_SURF_1(pipe) _PIPE(pipe, _PLANE_SURF_1_A, _PLANE_SURF_1_B) 3857 #define _PLANE_SURF_2(pipe) _PIPE(pipe, _PLANE_SURF_2_A, _PLANE_SURF_2_B) 3858 #define _PLANE_SURF_3(pipe) _PIPE(pipe, _PLANE_SURF_3_A, _PLANE_SURF_3_B) 3859 #define PLANE_SURF(pipe, plane) \ 3860 _MMIO_PLANE(plane, _PLANE_SURF_1(pipe), _PLANE_SURF_2(pipe)) 3861 3862 #define _PLANE_OFFSET_1_B 0x711a4 3863 #define _PLANE_OFFSET_2_B 0x712a4 3864 #define _PLANE_OFFSET_1(pipe) _PIPE(pipe, _PLANE_OFFSET_1_A, _PLANE_OFFSET_1_B) 3865 #define _PLANE_OFFSET_2(pipe) _PIPE(pipe, _PLANE_OFFSET_2_A, _PLANE_OFFSET_2_B) 3866 #define PLANE_OFFSET(pipe, plane) \ 3867 _MMIO_PLANE(plane, _PLANE_OFFSET_1(pipe), _PLANE_OFFSET_2(pipe)) 3868 3869 #define _PLANE_KEYVAL_1_B 0x71194 3870 #define _PLANE_KEYVAL_2_B 0x71294 3871 #define _PLANE_KEYVAL_1(pipe) _PIPE(pipe, _PLANE_KEYVAL_1_A, _PLANE_KEYVAL_1_B) 3872 #define _PLANE_KEYVAL_2(pipe) _PIPE(pipe, _PLANE_KEYVAL_2_A, _PLANE_KEYVAL_2_B) 3873 #define PLANE_KEYVAL(pipe, plane) \ 3874 _MMIO_PLANE(plane, _PLANE_KEYVAL_1(pipe), _PLANE_KEYVAL_2(pipe)) 3875 3876 #define _PLANE_KEYMSK_1_B 0x71198 3877 #define _PLANE_KEYMSK_2_B 0x71298 3878 #define _PLANE_KEYMSK_1(pipe) _PIPE(pipe, _PLANE_KEYMSK_1_A, _PLANE_KEYMSK_1_B) 3879 #define _PLANE_KEYMSK_2(pipe) _PIPE(pipe, _PLANE_KEYMSK_2_A, _PLANE_KEYMSK_2_B) 3880 #define PLANE_KEYMSK(pipe, plane) \ 3881 _MMIO_PLANE(plane, _PLANE_KEYMSK_1(pipe), _PLANE_KEYMSK_2(pipe)) 3882 3883 #define _PLANE_KEYMAX_1_B 0x711a0 3884 #define _PLANE_KEYMAX_2_B 0x712a0 3885 #define _PLANE_KEYMAX_1(pipe) _PIPE(pipe, _PLANE_KEYMAX_1_A, _PLANE_KEYMAX_1_B) 3886 #define _PLANE_KEYMAX_2(pipe) _PIPE(pipe, _PLANE_KEYMAX_2_A, _PLANE_KEYMAX_2_B) 3887 #define PLANE_KEYMAX(pipe, plane) \ 3888 _MMIO_PLANE(plane, _PLANE_KEYMAX_1(pipe), _PLANE_KEYMAX_2(pipe)) 3889 3890 #define _PLANE_SURFLIVE_1_B 0x711ac 3891 #define _PLANE_SURFLIVE_2_B 0x712ac 3892 #define _PLANE_SURFLIVE_1(pipe) _PIPE(pipe, _PLANE_SURFLIVE_1_A, _PLANE_SURFLIVE_1_B) 3893 #define _PLANE_SURFLIVE_2(pipe) _PIPE(pipe, _PLANE_SURFLIVE_2_A, _PLANE_SURFLIVE_2_B) 3894 #define PLANE_SURFLIVE(pipe, plane) \ 3895 _MMIO_PLANE(plane, _PLANE_SURFLIVE_1(pipe), _PLANE_SURFLIVE_2(pipe)) 3896 3897 #define _PLANE_CHICKEN_1_B 0x7126c 3898 #define _PLANE_CHICKEN_2_B 0x7136c 3899 #define _PLANE_CHICKEN_1(pipe) _PIPE(pipe, _PLANE_CHICKEN_1_A, _PLANE_CHICKEN_1_B) 3900 #define _PLANE_CHICKEN_2(pipe) _PIPE(pipe, _PLANE_CHICKEN_2_A, _PLANE_CHICKEN_2_B) 3901 #define PLANE_CHICKEN(pipe, plane) \ 3902 _MMIO_PLANE(plane, _PLANE_CHICKEN_1(pipe), _PLANE_CHICKEN_2(pipe)) 3903 3904 #define _PLANE_AUX_DIST_1_B 0x711c0 3905 #define _PLANE_AUX_DIST_2_B 0x712c0 3906 #define _PLANE_AUX_DIST_1(pipe) \ 3907 _PIPE(pipe, _PLANE_AUX_DIST_1_A, _PLANE_AUX_DIST_1_B) 3908 #define _PLANE_AUX_DIST_2(pipe) \ 3909 _PIPE(pipe, _PLANE_AUX_DIST_2_A, _PLANE_AUX_DIST_2_B) 3910 #define PLANE_AUX_DIST(pipe, plane) \ 3911 _MMIO_PLANE(plane, _PLANE_AUX_DIST_1(pipe), _PLANE_AUX_DIST_2(pipe)) 3912 3913 #define _PLANE_AUX_OFFSET_1_B 0x711c4 3914 #define _PLANE_AUX_OFFSET_2_B 0x712c4 3915 #define _PLANE_AUX_OFFSET_1(pipe) \ 3916 _PIPE(pipe, _PLANE_AUX_OFFSET_1_A, _PLANE_AUX_OFFSET_1_B) 3917 #define _PLANE_AUX_OFFSET_2(pipe) \ 3918 _PIPE(pipe, _PLANE_AUX_OFFSET_2_A, _PLANE_AUX_OFFSET_2_B) 3919 #define PLANE_AUX_OFFSET(pipe, plane) \ 3920 _MMIO_PLANE(plane, _PLANE_AUX_OFFSET_1(pipe), _PLANE_AUX_OFFSET_2(pipe)) 3921 3922 #define _PLANE_CUS_CTL_1_B 0x711c8 3923 #define _PLANE_CUS_CTL_2_B 0x712c8 3924 #define _PLANE_CUS_CTL_1(pipe) \ 3925 _PIPE(pipe, _PLANE_CUS_CTL_1_A, _PLANE_CUS_CTL_1_B) 3926 #define _PLANE_CUS_CTL_2(pipe) \ 3927 _PIPE(pipe, _PLANE_CUS_CTL_2_A, _PLANE_CUS_CTL_2_B) 3928 #define PLANE_CUS_CTL(pipe, plane) \ 3929 _MMIO_PLANE(plane, _PLANE_CUS_CTL_1(pipe), _PLANE_CUS_CTL_2(pipe)) 3930 3931 #define _PLANE_COLOR_CTL_1_B 0x711CC 3932 #define _PLANE_COLOR_CTL_2_B 0x712CC 3933 #define _PLANE_COLOR_CTL_3_B 0x713CC 3934 #define _PLANE_COLOR_CTL_1(pipe) \ 3935 _PIPE(pipe, _PLANE_COLOR_CTL_1_A, _PLANE_COLOR_CTL_1_B) 3936 #define _PLANE_COLOR_CTL_2(pipe) \ 3937 _PIPE(pipe, _PLANE_COLOR_CTL_2_A, _PLANE_COLOR_CTL_2_B) 3938 #define PLANE_COLOR_CTL(pipe, plane) \ 3939 _MMIO_PLANE(plane, _PLANE_COLOR_CTL_1(pipe), _PLANE_COLOR_CTL_2(pipe)) 3940 3941 /* VBIOS regs */ 3942 #define VGACNTRL _MMIO(0x71400) 3943 # define VGA_DISP_DISABLE (1 << 31) 3944 # define VGA_2X_MODE (1 << 30) 3945 # define VGA_PIPE_B_SELECT (1 << 29) 3946 3947 #define VLV_VGACNTRL _MMIO(VLV_DISPLAY_BASE + 0x71400) 3948 3949 /* Ironlake */ 3950 3951 #define CPU_VGACNTRL _MMIO(0x41000) 3952 3953 #define DIGITAL_PORT_HOTPLUG_CNTRL _MMIO(0x44030) 3954 #define DIGITAL_PORTA_HOTPLUG_ENABLE (1 << 4) 3955 #define DIGITAL_PORTA_PULSE_DURATION_2ms (0 << 2) /* pre-HSW */ 3956 #define DIGITAL_PORTA_PULSE_DURATION_4_5ms (1 << 2) /* pre-HSW */ 3957 #define DIGITAL_PORTA_PULSE_DURATION_6ms (2 << 2) /* pre-HSW */ 3958 #define DIGITAL_PORTA_PULSE_DURATION_100ms (3 << 2) /* pre-HSW */ 3959 #define DIGITAL_PORTA_PULSE_DURATION_MASK (3 << 2) /* pre-HSW */ 3960 #define DIGITAL_PORTA_HOTPLUG_STATUS_MASK (3 << 0) 3961 #define DIGITAL_PORTA_HOTPLUG_NO_DETECT (0 << 0) 3962 #define DIGITAL_PORTA_HOTPLUG_SHORT_DETECT (1 << 0) 3963 #define DIGITAL_PORTA_HOTPLUG_LONG_DETECT (2 << 0) 3964 3965 /* refresh rate hardware control */ 3966 #define RR_HW_CTL _MMIO(0x45300) 3967 #define RR_HW_LOW_POWER_FRAMES_MASK 0xff 3968 #define RR_HW_HIGH_POWER_FRAMES_MASK 0xff00 3969 3970 #define PCH_3DCGDIS0 _MMIO(0x46020) 3971 # define MARIUNIT_CLOCK_GATE_DISABLE (1 << 18) 3972 # define SVSMUNIT_CLOCK_GATE_DISABLE (1 << 1) 3973 3974 #define PCH_3DCGDIS1 _MMIO(0x46024) 3975 # define VFMUNIT_CLOCK_GATE_DISABLE (1 << 11) 3976 3977 #define _PIPEA_DATA_M1 0x60030 3978 #define _PIPEA_DATA_N1 0x60034 3979 #define _PIPEA_DATA_M2 0x60038 3980 #define _PIPEA_DATA_N2 0x6003c 3981 #define _PIPEA_LINK_M1 0x60040 3982 #define _PIPEA_LINK_N1 0x60044 3983 #define _PIPEA_LINK_M2 0x60048 3984 #define _PIPEA_LINK_N2 0x6004c 3985 3986 /* PIPEB timing regs are same start from 0x61000 */ 3987 3988 #define _PIPEB_DATA_M1 0x61030 3989 #define _PIPEB_DATA_N1 0x61034 3990 #define _PIPEB_DATA_M2 0x61038 3991 #define _PIPEB_DATA_N2 0x6103c 3992 #define _PIPEB_LINK_M1 0x61040 3993 #define _PIPEB_LINK_N1 0x61044 3994 #define _PIPEB_LINK_M2 0x61048 3995 #define _PIPEB_LINK_N2 0x6104c 3996 3997 #define PIPE_DATA_M1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M1) 3998 #define PIPE_DATA_N1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N1) 3999 #define PIPE_DATA_M2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M2) 4000 #define PIPE_DATA_N2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N2) 4001 #define PIPE_LINK_M1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M1) 4002 #define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1) 4003 #define PIPE_LINK_M2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M2) 4004 #define PIPE_LINK_N2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N2) 4005 4006 /* CPU panel fitter */ 4007 /* IVB+ has 3 fitters, 0 is 7x5 capable, the other two only 3x3 */ 4008 #define _PFA_CTL_1 0x68080 4009 #define _PFB_CTL_1 0x68880 4010 #define PF_ENABLE (1 << 31) 4011 #define PF_PIPE_SEL_MASK_IVB (3 << 29) 4012 #define PF_PIPE_SEL_IVB(pipe) ((pipe) << 29) 4013 #define PF_FILTER_MASK (3 << 23) 4014 #define PF_FILTER_PROGRAMMED (0 << 23) 4015 #define PF_FILTER_MED_3x3 (1 << 23) 4016 #define PF_FILTER_EDGE_ENHANCE (2 << 23) 4017 #define PF_FILTER_EDGE_SOFTEN (3 << 23) 4018 #define _PFA_WIN_SZ 0x68074 4019 #define _PFB_WIN_SZ 0x68874 4020 #define _PFA_WIN_POS 0x68070 4021 #define _PFB_WIN_POS 0x68870 4022 #define _PFA_VSCALE 0x68084 4023 #define _PFB_VSCALE 0x68884 4024 #define _PFA_HSCALE 0x68090 4025 #define _PFB_HSCALE 0x68890 4026 4027 #define PF_CTL(pipe) _MMIO_PIPE(pipe, _PFA_CTL_1, _PFB_CTL_1) 4028 #define PF_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PFA_WIN_SZ, _PFB_WIN_SZ) 4029 #define PF_WIN_POS(pipe) _MMIO_PIPE(pipe, _PFA_WIN_POS, _PFB_WIN_POS) 4030 #define PF_VSCALE(pipe) _MMIO_PIPE(pipe, _PFA_VSCALE, _PFB_VSCALE) 4031 #define PF_HSCALE(pipe) _MMIO_PIPE(pipe, _PFA_HSCALE, _PFB_HSCALE) 4032 4033 #define _PSA_CTL 0x68180 4034 #define _PSB_CTL 0x68980 4035 #define PS_ENABLE (1 << 31) 4036 #define _PSA_WIN_SZ 0x68174 4037 #define _PSB_WIN_SZ 0x68974 4038 #define _PSA_WIN_POS 0x68170 4039 #define _PSB_WIN_POS 0x68970 4040 4041 #define PS_CTL(pipe) _MMIO_PIPE(pipe, _PSA_CTL, _PSB_CTL) 4042 #define PS_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PSA_WIN_SZ, _PSB_WIN_SZ) 4043 #define PS_WIN_POS(pipe) _MMIO_PIPE(pipe, _PSA_WIN_POS, _PSB_WIN_POS) 4044 4045 /* 4046 * Skylake scalers 4047 */ 4048 #define _PS_1A_CTRL 0x68180 4049 #define _PS_2A_CTRL 0x68280 4050 #define _PS_1B_CTRL 0x68980 4051 #define _PS_2B_CTRL 0x68A80 4052 #define _PS_1C_CTRL 0x69180 4053 #define PS_SCALER_EN (1 << 31) 4054 #define SKL_PS_SCALER_MODE_MASK (3 << 28) 4055 #define SKL_PS_SCALER_MODE_DYN (0 << 28) 4056 #define SKL_PS_SCALER_MODE_HQ (1 << 28) 4057 #define SKL_PS_SCALER_MODE_NV12 (2 << 28) 4058 #define PS_SCALER_MODE_PLANAR (1 << 29) 4059 #define PS_SCALER_MODE_NORMAL (0 << 29) 4060 #define PS_PLANE_SEL_MASK (7 << 25) 4061 #define PS_PLANE_SEL(plane) (((plane) + 1) << 25) 4062 #define PS_FILTER_MASK (3 << 23) 4063 #define PS_FILTER_MEDIUM (0 << 23) 4064 #define PS_FILTER_PROGRAMMED (1 << 23) 4065 #define PS_FILTER_EDGE_ENHANCE (2 << 23) 4066 #define PS_FILTER_BILINEAR (3 << 23) 4067 #define PS_VERT3TAP (1 << 21) 4068 #define PS_VERT_INT_INVERT_FIELD1 (0 << 20) 4069 #define PS_VERT_INT_INVERT_FIELD0 (1 << 20) 4070 #define PS_PWRUP_PROGRESS (1 << 17) 4071 #define PS_V_FILTER_BYPASS (1 << 8) 4072 #define PS_VADAPT_EN (1 << 7) 4073 #define PS_VADAPT_MODE_MASK (3 << 5) 4074 #define PS_VADAPT_MODE_LEAST_ADAPT (0 << 5) 4075 #define PS_VADAPT_MODE_MOD_ADAPT (1 << 5) 4076 #define PS_VADAPT_MODE_MOST_ADAPT (3 << 5) 4077 #define PS_PLANE_Y_SEL_MASK (7 << 5) 4078 #define PS_PLANE_Y_SEL(plane) (((plane) + 1) << 5) 4079 #define PS_Y_VERT_FILTER_SELECT(set) ((set) << 4) 4080 #define PS_Y_HORZ_FILTER_SELECT(set) ((set) << 3) 4081 #define PS_UV_VERT_FILTER_SELECT(set) ((set) << 2) 4082 #define PS_UV_HORZ_FILTER_SELECT(set) ((set) << 1) 4083 4084 #define _PS_PWR_GATE_1A 0x68160 4085 #define _PS_PWR_GATE_2A 0x68260 4086 #define _PS_PWR_GATE_1B 0x68960 4087 #define _PS_PWR_GATE_2B 0x68A60 4088 #define _PS_PWR_GATE_1C 0x69160 4089 #define PS_PWR_GATE_DIS_OVERRIDE (1 << 31) 4090 #define PS_PWR_GATE_SETTLING_TIME_32 (0 << 3) 4091 #define PS_PWR_GATE_SETTLING_TIME_64 (1 << 3) 4092 #define PS_PWR_GATE_SETTLING_TIME_96 (2 << 3) 4093 #define PS_PWR_GATE_SETTLING_TIME_128 (3 << 3) 4094 #define PS_PWR_GATE_SLPEN_8 0 4095 #define PS_PWR_GATE_SLPEN_16 1 4096 #define PS_PWR_GATE_SLPEN_24 2 4097 #define PS_PWR_GATE_SLPEN_32 3 4098 4099 #define _PS_WIN_POS_1A 0x68170 4100 #define _PS_WIN_POS_2A 0x68270 4101 #define _PS_WIN_POS_1B 0x68970 4102 #define _PS_WIN_POS_2B 0x68A70 4103 #define _PS_WIN_POS_1C 0x69170 4104 4105 #define _PS_WIN_SZ_1A 0x68174 4106 #define _PS_WIN_SZ_2A 0x68274 4107 #define _PS_WIN_SZ_1B 0x68974 4108 #define _PS_WIN_SZ_2B 0x68A74 4109 #define _PS_WIN_SZ_1C 0x69174 4110 4111 #define _PS_VSCALE_1A 0x68184 4112 #define _PS_VSCALE_2A 0x68284 4113 #define _PS_VSCALE_1B 0x68984 4114 #define _PS_VSCALE_2B 0x68A84 4115 #define _PS_VSCALE_1C 0x69184 4116 4117 #define _PS_HSCALE_1A 0x68190 4118 #define _PS_HSCALE_2A 0x68290 4119 #define _PS_HSCALE_1B 0x68990 4120 #define _PS_HSCALE_2B 0x68A90 4121 #define _PS_HSCALE_1C 0x69190 4122 4123 #define _PS_VPHASE_1A 0x68188 4124 #define _PS_VPHASE_2A 0x68288 4125 #define _PS_VPHASE_1B 0x68988 4126 #define _PS_VPHASE_2B 0x68A88 4127 #define _PS_VPHASE_1C 0x69188 4128 #define PS_Y_PHASE(x) ((x) << 16) 4129 #define PS_UV_RGB_PHASE(x) ((x) << 0) 4130 #define PS_PHASE_MASK (0x7fff << 1) /* u2.13 */ 4131 #define PS_PHASE_TRIP (1 << 0) 4132 4133 #define _PS_HPHASE_1A 0x68194 4134 #define _PS_HPHASE_2A 0x68294 4135 #define _PS_HPHASE_1B 0x68994 4136 #define _PS_HPHASE_2B 0x68A94 4137 #define _PS_HPHASE_1C 0x69194 4138 4139 #define _PS_ECC_STAT_1A 0x681D0 4140 #define _PS_ECC_STAT_2A 0x682D0 4141 #define _PS_ECC_STAT_1B 0x689D0 4142 #define _PS_ECC_STAT_2B 0x68AD0 4143 #define _PS_ECC_STAT_1C 0x691D0 4144 4145 #define _PS_COEF_SET0_INDEX_1A 0x68198 4146 #define _PS_COEF_SET0_INDEX_2A 0x68298 4147 #define _PS_COEF_SET0_INDEX_1B 0x68998 4148 #define _PS_COEF_SET0_INDEX_2B 0x68A98 4149 #define PS_COEE_INDEX_AUTO_INC (1 << 10) 4150 4151 #define _PS_COEF_SET0_DATA_1A 0x6819C 4152 #define _PS_COEF_SET0_DATA_2A 0x6829C 4153 #define _PS_COEF_SET0_DATA_1B 0x6899C 4154 #define _PS_COEF_SET0_DATA_2B 0x68A9C 4155 4156 #define _ID(id, a, b) _PICK_EVEN(id, a, b) 4157 #define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe, \ 4158 _ID(id, _PS_1A_CTRL, _PS_2A_CTRL), \ 4159 _ID(id, _PS_1B_CTRL, _PS_2B_CTRL)) 4160 #define SKL_PS_PWR_GATE(pipe, id) _MMIO_PIPE(pipe, \ 4161 _ID(id, _PS_PWR_GATE_1A, _PS_PWR_GATE_2A), \ 4162 _ID(id, _PS_PWR_GATE_1B, _PS_PWR_GATE_2B)) 4163 #define SKL_PS_WIN_POS(pipe, id) _MMIO_PIPE(pipe, \ 4164 _ID(id, _PS_WIN_POS_1A, _PS_WIN_POS_2A), \ 4165 _ID(id, _PS_WIN_POS_1B, _PS_WIN_POS_2B)) 4166 #define SKL_PS_WIN_SZ(pipe, id) _MMIO_PIPE(pipe, \ 4167 _ID(id, _PS_WIN_SZ_1A, _PS_WIN_SZ_2A), \ 4168 _ID(id, _PS_WIN_SZ_1B, _PS_WIN_SZ_2B)) 4169 #define SKL_PS_VSCALE(pipe, id) _MMIO_PIPE(pipe, \ 4170 _ID(id, _PS_VSCALE_1A, _PS_VSCALE_2A), \ 4171 _ID(id, _PS_VSCALE_1B, _PS_VSCALE_2B)) 4172 #define SKL_PS_HSCALE(pipe, id) _MMIO_PIPE(pipe, \ 4173 _ID(id, _PS_HSCALE_1A, _PS_HSCALE_2A), \ 4174 _ID(id, _PS_HSCALE_1B, _PS_HSCALE_2B)) 4175 #define SKL_PS_VPHASE(pipe, id) _MMIO_PIPE(pipe, \ 4176 _ID(id, _PS_VPHASE_1A, _PS_VPHASE_2A), \ 4177 _ID(id, _PS_VPHASE_1B, _PS_VPHASE_2B)) 4178 #define SKL_PS_HPHASE(pipe, id) _MMIO_PIPE(pipe, \ 4179 _ID(id, _PS_HPHASE_1A, _PS_HPHASE_2A), \ 4180 _ID(id, _PS_HPHASE_1B, _PS_HPHASE_2B)) 4181 #define SKL_PS_ECC_STAT(pipe, id) _MMIO_PIPE(pipe, \ 4182 _ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A), \ 4183 _ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B)) 4184 #define GLK_PS_COEF_INDEX_SET(pipe, id, set) _MMIO_PIPE(pipe, \ 4185 _ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \ 4186 _ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8) 4187 4188 #define GLK_PS_COEF_DATA_SET(pipe, id, set) _MMIO_PIPE(pipe, \ 4189 _ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \ 4190 _ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8) 4191 /* legacy palette */ 4192 #define _LGC_PALETTE_A 0x4a000 4193 #define _LGC_PALETTE_B 0x4a800 4194 /* see PALETTE_* for the bits */ 4195 #define LGC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _LGC_PALETTE_A, _LGC_PALETTE_B) + (i) * 4) 4196 4197 /* ilk/snb precision palette */ 4198 #define _PREC_PALETTE_A 0x4b000 4199 #define _PREC_PALETTE_B 0x4c000 4200 /* 10bit mode */ 4201 #define PREC_PALETTE_10_RED_MASK REG_GENMASK(29, 20) 4202 #define PREC_PALETTE_10_GREEN_MASK REG_GENMASK(19, 10) 4203 #define PREC_PALETTE_10_BLUE_MASK REG_GENMASK(9, 0) 4204 /* 12.4 interpolated mode ldw */ 4205 #define PREC_PALETTE_12P4_RED_LDW_MASK REG_GENMASK(29, 24) 4206 #define PREC_PALETTE_12P4_GREEN_LDW_MASK REG_GENMASK(19, 14) 4207 #define PREC_PALETTE_12P4_BLUE_LDW_MASK REG_GENMASK(9, 4) 4208 /* 12.4 interpolated mode udw */ 4209 #define PREC_PALETTE_12P4_RED_UDW_MASK REG_GENMASK(29, 20) 4210 #define PREC_PALETTE_12P4_GREEN_UDW_MASK REG_GENMASK(19, 10) 4211 #define PREC_PALETTE_12P4_BLUE_UDW_MASK REG_GENMASK(9, 0) 4212 #define PREC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _PREC_PALETTE_A, _PREC_PALETTE_B) + (i) * 4) 4213 4214 #define _PREC_PIPEAGCMAX 0x4d000 4215 #define _PREC_PIPEBGCMAX 0x4d010 4216 #define PREC_PIPEGCMAX(pipe, i) _MMIO(_PIPE(pipe, _PIPEAGCMAX, _PIPEBGCMAX) + (i) * 4) /* u1.16 */ 4217 4218 #define _GAMMA_MODE_A 0x4a480 4219 #define _GAMMA_MODE_B 0x4ac80 4220 #define GAMMA_MODE(pipe) _MMIO_PIPE(pipe, _GAMMA_MODE_A, _GAMMA_MODE_B) 4221 #define PRE_CSC_GAMMA_ENABLE REG_BIT(31) /* icl+ */ 4222 #define POST_CSC_GAMMA_ENABLE REG_BIT(30) /* icl+ */ 4223 #define PALETTE_ANTICOL_DISABLE REG_BIT(15) /* skl+ */ 4224 #define GAMMA_MODE_MODE_MASK REG_GENMASK(1, 0) 4225 #define GAMMA_MODE_MODE_8BIT REG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 0) 4226 #define GAMMA_MODE_MODE_10BIT REG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 1) 4227 #define GAMMA_MODE_MODE_12BIT REG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 2) 4228 #define GAMMA_MODE_MODE_SPLIT REG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 3) /* ivb-bdw */ 4229 #define GAMMA_MODE_MODE_12BIT_MULTI_SEG REG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 3) /* icl-tgl */ 4230 4231 /* Display Internal Timeout Register */ 4232 #define RM_TIMEOUT _MMIO(0x42060) 4233 #define MMIO_TIMEOUT_US(us) ((us) << 0) 4234 4235 /* interrupts */ 4236 #define DE_MASTER_IRQ_CONTROL (1 << 31) 4237 #define DE_SPRITEB_FLIP_DONE (1 << 29) 4238 #define DE_SPRITEA_FLIP_DONE (1 << 28) 4239 #define DE_PLANEB_FLIP_DONE (1 << 27) 4240 #define DE_PLANEA_FLIP_DONE (1 << 26) 4241 #define DE_PLANE_FLIP_DONE(plane) (1 << (26 + (plane))) 4242 #define DE_PCU_EVENT (1 << 25) 4243 #define DE_GTT_FAULT (1 << 24) 4244 #define DE_POISON (1 << 23) 4245 #define DE_PERFORM_COUNTER (1 << 22) 4246 #define DE_PCH_EVENT (1 << 21) 4247 #define DE_AUX_CHANNEL_A (1 << 20) 4248 #define DE_DP_A_HOTPLUG (1 << 19) 4249 #define DE_GSE (1 << 18) 4250 #define DE_PIPEB_VBLANK (1 << 15) 4251 #define DE_PIPEB_EVEN_FIELD (1 << 14) 4252 #define DE_PIPEB_ODD_FIELD (1 << 13) 4253 #define DE_PIPEB_LINE_COMPARE (1 << 12) 4254 #define DE_PIPEB_VSYNC (1 << 11) 4255 #define DE_PIPEB_CRC_DONE (1 << 10) 4256 #define DE_PIPEB_FIFO_UNDERRUN (1 << 8) 4257 #define DE_PIPEA_VBLANK (1 << 7) 4258 #define DE_PIPE_VBLANK(pipe) (1 << (7 + 8 * (pipe))) 4259 #define DE_PIPEA_EVEN_FIELD (1 << 6) 4260 #define DE_PIPEA_ODD_FIELD (1 << 5) 4261 #define DE_PIPEA_LINE_COMPARE (1 << 4) 4262 #define DE_PIPEA_VSYNC (1 << 3) 4263 #define DE_PIPEA_CRC_DONE (1 << 2) 4264 #define DE_PIPE_CRC_DONE(pipe) (1 << (2 + 8 * (pipe))) 4265 #define DE_PIPEA_FIFO_UNDERRUN (1 << 0) 4266 #define DE_PIPE_FIFO_UNDERRUN(pipe) (1 << (8 * (pipe))) 4267 4268 /* More Ivybridge lolz */ 4269 #define DE_ERR_INT_IVB (1 << 30) 4270 #define DE_GSE_IVB (1 << 29) 4271 #define DE_PCH_EVENT_IVB (1 << 28) 4272 #define DE_DP_A_HOTPLUG_IVB (1 << 27) 4273 #define DE_AUX_CHANNEL_A_IVB (1 << 26) 4274 #define DE_EDP_PSR_INT_HSW (1 << 19) 4275 #define DE_SPRITEC_FLIP_DONE_IVB (1 << 14) 4276 #define DE_PLANEC_FLIP_DONE_IVB (1 << 13) 4277 #define DE_PIPEC_VBLANK_IVB (1 << 10) 4278 #define DE_SPRITEB_FLIP_DONE_IVB (1 << 9) 4279 #define DE_PLANEB_FLIP_DONE_IVB (1 << 8) 4280 #define DE_PIPEB_VBLANK_IVB (1 << 5) 4281 #define DE_SPRITEA_FLIP_DONE_IVB (1 << 4) 4282 #define DE_PLANEA_FLIP_DONE_IVB (1 << 3) 4283 #define DE_PLANE_FLIP_DONE_IVB(plane) (1 << (3 + 5 * (plane))) 4284 #define DE_PIPEA_VBLANK_IVB (1 << 0) 4285 #define DE_PIPE_VBLANK_IVB(pipe) (1 << ((pipe) * 5)) 4286 4287 #define VLV_MASTER_IER _MMIO(0x4400c) /* Gunit master IER */ 4288 #define MASTER_INTERRUPT_ENABLE (1 << 31) 4289 4290 #define DEISR _MMIO(0x44000) 4291 #define DEIMR _MMIO(0x44004) 4292 #define DEIIR _MMIO(0x44008) 4293 #define DEIER _MMIO(0x4400c) 4294 4295 #define GTISR _MMIO(0x44010) 4296 #define GTIMR _MMIO(0x44014) 4297 #define GTIIR _MMIO(0x44018) 4298 #define GTIER _MMIO(0x4401c) 4299 4300 #define GEN8_MASTER_IRQ _MMIO(0x44200) 4301 #define GEN8_MASTER_IRQ_CONTROL (1 << 31) 4302 #define GEN8_PCU_IRQ (1 << 30) 4303 #define GEN8_DE_PCH_IRQ (1 << 23) 4304 #define GEN8_DE_MISC_IRQ (1 << 22) 4305 #define GEN8_DE_PORT_IRQ (1 << 20) 4306 #define GEN8_DE_PIPE_C_IRQ (1 << 18) 4307 #define GEN8_DE_PIPE_B_IRQ (1 << 17) 4308 #define GEN8_DE_PIPE_A_IRQ (1 << 16) 4309 #define GEN8_DE_PIPE_IRQ(pipe) (1 << (16 + (pipe))) 4310 #define GEN8_GT_VECS_IRQ (1 << 6) 4311 #define GEN8_GT_GUC_IRQ (1 << 5) 4312 #define GEN8_GT_PM_IRQ (1 << 4) 4313 #define GEN8_GT_VCS1_IRQ (1 << 3) /* NB: VCS2 in bspec! */ 4314 #define GEN8_GT_VCS0_IRQ (1 << 2) /* NB: VCS1 in bpsec! */ 4315 #define GEN8_GT_BCS_IRQ (1 << 1) 4316 #define GEN8_GT_RCS_IRQ (1 << 0) 4317 4318 #define XELPD_DISPLAY_ERR_FATAL_MASK _MMIO(0x4421c) 4319 4320 #define GEN8_GT_ISR(which) _MMIO(0x44300 + (0x10 * (which))) 4321 #define GEN8_GT_IMR(which) _MMIO(0x44304 + (0x10 * (which))) 4322 #define GEN8_GT_IIR(which) _MMIO(0x44308 + (0x10 * (which))) 4323 #define GEN8_GT_IER(which) _MMIO(0x4430c + (0x10 * (which))) 4324 4325 #define GEN8_RCS_IRQ_SHIFT 0 4326 #define GEN8_BCS_IRQ_SHIFT 16 4327 #define GEN8_VCS0_IRQ_SHIFT 0 /* NB: VCS1 in bspec! */ 4328 #define GEN8_VCS1_IRQ_SHIFT 16 /* NB: VCS2 in bpsec! */ 4329 #define GEN8_VECS_IRQ_SHIFT 0 4330 #define GEN8_WD_IRQ_SHIFT 16 4331 4332 #define GEN8_DE_PIPE_ISR(pipe) _MMIO(0x44400 + (0x10 * (pipe))) 4333 #define GEN8_DE_PIPE_IMR(pipe) _MMIO(0x44404 + (0x10 * (pipe))) 4334 #define GEN8_DE_PIPE_IIR(pipe) _MMIO(0x44408 + (0x10 * (pipe))) 4335 #define GEN8_DE_PIPE_IER(pipe) _MMIO(0x4440c + (0x10 * (pipe))) 4336 #define GEN8_PIPE_FIFO_UNDERRUN (1 << 31) 4337 #define GEN8_PIPE_CDCLK_CRC_ERROR (1 << 29) 4338 #define GEN8_PIPE_CDCLK_CRC_DONE (1 << 28) 4339 #define XELPD_PIPE_SOFT_UNDERRUN (1 << 22) 4340 #define XELPD_PIPE_HARD_UNDERRUN (1 << 21) 4341 #define GEN12_PIPE_VBLANK_UNMOD (1 << 19) 4342 #define GEN8_PIPE_CURSOR_FAULT (1 << 10) 4343 #define GEN8_PIPE_SPRITE_FAULT (1 << 9) 4344 #define GEN8_PIPE_PRIMARY_FAULT (1 << 8) 4345 #define GEN8_PIPE_SPRITE_FLIP_DONE (1 << 5) 4346 #define GEN8_PIPE_PRIMARY_FLIP_DONE (1 << 4) 4347 #define GEN8_PIPE_SCAN_LINE_EVENT (1 << 2) 4348 #define GEN8_PIPE_VSYNC (1 << 1) 4349 #define GEN8_PIPE_VBLANK (1 << 0) 4350 #define GEN9_PIPE_CURSOR_FAULT (1 << 11) 4351 #define GEN11_PIPE_PLANE7_FAULT (1 << 22) 4352 #define GEN11_PIPE_PLANE6_FAULT (1 << 21) 4353 #define GEN11_PIPE_PLANE5_FAULT (1 << 20) 4354 #define GEN9_PIPE_PLANE4_FAULT (1 << 10) 4355 #define GEN9_PIPE_PLANE3_FAULT (1 << 9) 4356 #define GEN9_PIPE_PLANE2_FAULT (1 << 8) 4357 #define GEN9_PIPE_PLANE1_FAULT (1 << 7) 4358 #define GEN9_PIPE_PLANE4_FLIP_DONE (1 << 6) 4359 #define GEN9_PIPE_PLANE3_FLIP_DONE (1 << 5) 4360 #define GEN9_PIPE_PLANE2_FLIP_DONE (1 << 4) 4361 #define GEN9_PIPE_PLANE1_FLIP_DONE (1 << 3) 4362 #define GEN9_PIPE_PLANE_FLIP_DONE(p) (1 << (3 + (p))) 4363 #define GEN8_DE_PIPE_IRQ_FAULT_ERRORS \ 4364 (GEN8_PIPE_CURSOR_FAULT | \ 4365 GEN8_PIPE_SPRITE_FAULT | \ 4366 GEN8_PIPE_PRIMARY_FAULT) 4367 #define GEN9_DE_PIPE_IRQ_FAULT_ERRORS \ 4368 (GEN9_PIPE_CURSOR_FAULT | \ 4369 GEN9_PIPE_PLANE4_FAULT | \ 4370 GEN9_PIPE_PLANE3_FAULT | \ 4371 GEN9_PIPE_PLANE2_FAULT | \ 4372 GEN9_PIPE_PLANE1_FAULT) 4373 #define GEN11_DE_PIPE_IRQ_FAULT_ERRORS \ 4374 (GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \ 4375 GEN11_PIPE_PLANE7_FAULT | \ 4376 GEN11_PIPE_PLANE6_FAULT | \ 4377 GEN11_PIPE_PLANE5_FAULT) 4378 #define RKL_DE_PIPE_IRQ_FAULT_ERRORS \ 4379 (GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \ 4380 GEN11_PIPE_PLANE5_FAULT) 4381 4382 #define _HPD_PIN_DDI(hpd_pin) ((hpd_pin) - HPD_PORT_A) 4383 #define _HPD_PIN_TC(hpd_pin) ((hpd_pin) - HPD_PORT_TC1) 4384 4385 #define GEN8_DE_PORT_ISR _MMIO(0x44440) 4386 #define GEN8_DE_PORT_IMR _MMIO(0x44444) 4387 #define GEN8_DE_PORT_IIR _MMIO(0x44448) 4388 #define GEN8_DE_PORT_IER _MMIO(0x4444c) 4389 #define DSI1_NON_TE (1 << 31) 4390 #define DSI0_NON_TE (1 << 30) 4391 #define ICL_AUX_CHANNEL_E (1 << 29) 4392 #define ICL_AUX_CHANNEL_F (1 << 28) 4393 #define GEN9_AUX_CHANNEL_D (1 << 27) 4394 #define GEN9_AUX_CHANNEL_C (1 << 26) 4395 #define GEN9_AUX_CHANNEL_B (1 << 25) 4396 #define DSI1_TE (1 << 24) 4397 #define DSI0_TE (1 << 23) 4398 #define GEN8_DE_PORT_HOTPLUG(hpd_pin) REG_BIT(3 + _HPD_PIN_DDI(hpd_pin)) 4399 #define BXT_DE_PORT_HOTPLUG_MASK (GEN8_DE_PORT_HOTPLUG(HPD_PORT_A) | \ 4400 GEN8_DE_PORT_HOTPLUG(HPD_PORT_B) | \ 4401 GEN8_DE_PORT_HOTPLUG(HPD_PORT_C)) 4402 #define BDW_DE_PORT_HOTPLUG_MASK GEN8_DE_PORT_HOTPLUG(HPD_PORT_A) 4403 #define BXT_DE_PORT_GMBUS (1 << 1) 4404 #define GEN8_AUX_CHANNEL_A (1 << 0) 4405 #define TGL_DE_PORT_AUX_USBC6 REG_BIT(13) 4406 #define XELPD_DE_PORT_AUX_DDIE REG_BIT(13) 4407 #define TGL_DE_PORT_AUX_USBC5 REG_BIT(12) 4408 #define XELPD_DE_PORT_AUX_DDID REG_BIT(12) 4409 #define TGL_DE_PORT_AUX_USBC4 REG_BIT(11) 4410 #define TGL_DE_PORT_AUX_USBC3 REG_BIT(10) 4411 #define TGL_DE_PORT_AUX_USBC2 REG_BIT(9) 4412 #define TGL_DE_PORT_AUX_USBC1 REG_BIT(8) 4413 #define TGL_DE_PORT_AUX_DDIC REG_BIT(2) 4414 #define TGL_DE_PORT_AUX_DDIB REG_BIT(1) 4415 #define TGL_DE_PORT_AUX_DDIA REG_BIT(0) 4416 4417 #define GEN8_DE_MISC_ISR _MMIO(0x44460) 4418 #define GEN8_DE_MISC_IMR _MMIO(0x44464) 4419 #define GEN8_DE_MISC_IIR _MMIO(0x44468) 4420 #define GEN8_DE_MISC_IER _MMIO(0x4446c) 4421 #define GEN8_DE_MISC_GSE (1 << 27) 4422 #define GEN8_DE_EDP_PSR (1 << 19) 4423 4424 #define GEN8_PCU_ISR _MMIO(0x444e0) 4425 #define GEN8_PCU_IMR _MMIO(0x444e4) 4426 #define GEN8_PCU_IIR _MMIO(0x444e8) 4427 #define GEN8_PCU_IER _MMIO(0x444ec) 4428 4429 #define GEN11_GU_MISC_ISR _MMIO(0x444f0) 4430 #define GEN11_GU_MISC_IMR _MMIO(0x444f4) 4431 #define GEN11_GU_MISC_IIR _MMIO(0x444f8) 4432 #define GEN11_GU_MISC_IER _MMIO(0x444fc) 4433 #define GEN11_GU_MISC_GSE (1 << 27) 4434 4435 #define GEN11_GFX_MSTR_IRQ _MMIO(0x190010) 4436 #define GEN11_MASTER_IRQ (1 << 31) 4437 #define GEN11_PCU_IRQ (1 << 30) 4438 #define GEN11_GU_MISC_IRQ (1 << 29) 4439 #define GEN11_DISPLAY_IRQ (1 << 16) 4440 #define GEN11_GT_DW_IRQ(x) (1 << (x)) 4441 #define GEN11_GT_DW1_IRQ (1 << 1) 4442 #define GEN11_GT_DW0_IRQ (1 << 0) 4443 4444 #define DG1_MSTR_TILE_INTR _MMIO(0x190008) 4445 #define DG1_MSTR_IRQ REG_BIT(31) 4446 #define DG1_MSTR_TILE(t) REG_BIT(t) 4447 4448 #define GEN11_DISPLAY_INT_CTL _MMIO(0x44200) 4449 #define GEN11_DISPLAY_IRQ_ENABLE (1 << 31) 4450 #define GEN11_AUDIO_CODEC_IRQ (1 << 24) 4451 #define GEN11_DE_PCH_IRQ (1 << 23) 4452 #define GEN11_DE_MISC_IRQ (1 << 22) 4453 #define GEN11_DE_HPD_IRQ (1 << 21) 4454 #define GEN11_DE_PORT_IRQ (1 << 20) 4455 #define GEN11_DE_PIPE_C (1 << 18) 4456 #define GEN11_DE_PIPE_B (1 << 17) 4457 #define GEN11_DE_PIPE_A (1 << 16) 4458 4459 #define GEN11_DE_HPD_ISR _MMIO(0x44470) 4460 #define GEN11_DE_HPD_IMR _MMIO(0x44474) 4461 #define GEN11_DE_HPD_IIR _MMIO(0x44478) 4462 #define GEN11_DE_HPD_IER _MMIO(0x4447c) 4463 #define GEN11_TC_HOTPLUG(hpd_pin) REG_BIT(16 + _HPD_PIN_TC(hpd_pin)) 4464 #define GEN11_DE_TC_HOTPLUG_MASK (GEN11_TC_HOTPLUG(HPD_PORT_TC6) | \ 4465 GEN11_TC_HOTPLUG(HPD_PORT_TC5) | \ 4466 GEN11_TC_HOTPLUG(HPD_PORT_TC4) | \ 4467 GEN11_TC_HOTPLUG(HPD_PORT_TC3) | \ 4468 GEN11_TC_HOTPLUG(HPD_PORT_TC2) | \ 4469 GEN11_TC_HOTPLUG(HPD_PORT_TC1)) 4470 #define GEN11_TBT_HOTPLUG(hpd_pin) REG_BIT(_HPD_PIN_TC(hpd_pin)) 4471 #define GEN11_DE_TBT_HOTPLUG_MASK (GEN11_TBT_HOTPLUG(HPD_PORT_TC6) | \ 4472 GEN11_TBT_HOTPLUG(HPD_PORT_TC5) | \ 4473 GEN11_TBT_HOTPLUG(HPD_PORT_TC4) | \ 4474 GEN11_TBT_HOTPLUG(HPD_PORT_TC3) | \ 4475 GEN11_TBT_HOTPLUG(HPD_PORT_TC2) | \ 4476 GEN11_TBT_HOTPLUG(HPD_PORT_TC1)) 4477 4478 #define GEN11_TBT_HOTPLUG_CTL _MMIO(0x44030) 4479 #define GEN11_TC_HOTPLUG_CTL _MMIO(0x44038) 4480 #define GEN11_HOTPLUG_CTL_ENABLE(hpd_pin) (8 << (_HPD_PIN_TC(hpd_pin) * 4)) 4481 #define GEN11_HOTPLUG_CTL_LONG_DETECT(hpd_pin) (2 << (_HPD_PIN_TC(hpd_pin) * 4)) 4482 #define GEN11_HOTPLUG_CTL_SHORT_DETECT(hpd_pin) (1 << (_HPD_PIN_TC(hpd_pin) * 4)) 4483 #define GEN11_HOTPLUG_CTL_NO_DETECT(hpd_pin) (0 << (_HPD_PIN_TC(hpd_pin) * 4)) 4484 4485 #define ILK_DISPLAY_CHICKEN2 _MMIO(0x42004) 4486 /* Required on all Ironlake and Sandybridge according to the B-Spec. */ 4487 #define ILK_ELPIN_409_SELECT (1 << 25) 4488 #define ILK_DPARB_GATE (1 << 22) 4489 #define ILK_VSDPFD_FULL (1 << 21) 4490 #define FUSE_STRAP _MMIO(0x42014) 4491 #define ILK_INTERNAL_GRAPHICS_DISABLE (1 << 31) 4492 #define ILK_INTERNAL_DISPLAY_DISABLE (1 << 30) 4493 #define ILK_DISPLAY_DEBUG_DISABLE (1 << 29) 4494 #define IVB_PIPE_C_DISABLE (1 << 28) 4495 #define ILK_HDCP_DISABLE (1 << 25) 4496 #define ILK_eDP_A_DISABLE (1 << 24) 4497 #define HSW_CDCLK_LIMIT (1 << 24) 4498 #define ILK_DESKTOP (1 << 23) 4499 #define HSW_CPU_SSC_ENABLE (1 << 21) 4500 4501 #define FUSE_STRAP3 _MMIO(0x42020) 4502 #define HSW_REF_CLK_SELECT (1 << 1) 4503 4504 #define ILK_DSPCLK_GATE_D _MMIO(0x42020) 4505 #define ILK_VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) 4506 #define ILK_DPFCUNIT_CLOCK_GATE_DISABLE (1 << 9) 4507 #define ILK_DPFCRUNIT_CLOCK_GATE_DISABLE (1 << 8) 4508 #define ILK_DPFDUNIT_CLOCK_GATE_ENABLE (1 << 7) 4509 #define ILK_DPARBUNIT_CLOCK_GATE_ENABLE (1 << 5) 4510 4511 #define IVB_CHICKEN3 _MMIO(0x4200c) 4512 # define CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE (1 << 5) 4513 # define CHICKEN3_DGMG_DONE_FIX_DISABLE (1 << 2) 4514 4515 #define CHICKEN_PAR1_1 _MMIO(0x42080) 4516 #define IGNORE_KVMR_PIPE_A REG_BIT(23) 4517 #define KBL_ARB_FILL_SPARE_22 REG_BIT(22) 4518 #define DIS_RAM_BYPASS_PSR2_MAN_TRACK (1 << 16) 4519 #define SKL_DE_COMPRESSED_HASH_MODE (1 << 15) 4520 #define DPA_MASK_VBLANK_SRD (1 << 15) 4521 #define FORCE_ARB_IDLE_PLANES (1 << 14) 4522 #define SKL_EDP_PSR_FIX_RDWRAP (1 << 3) 4523 #define IGNORE_PSR2_HW_TRACKING (1 << 1) 4524 4525 #define CHICKEN_PAR2_1 _MMIO(0x42090) 4526 #define KVM_CONFIG_CHANGE_NOTIFICATION_SELECT (1 << 14) 4527 4528 #define CHICKEN_MISC_2 _MMIO(0x42084) 4529 #define CHICKEN_MISC_DISABLE_DPT REG_BIT(30) /* adl,dg2 */ 4530 #define KBL_ARB_FILL_SPARE_14 REG_BIT(14) 4531 #define KBL_ARB_FILL_SPARE_13 REG_BIT(13) 4532 #define GLK_CL2_PWR_DOWN (1 << 12) 4533 #define GLK_CL1_PWR_DOWN (1 << 11) 4534 #define GLK_CL0_PWR_DOWN (1 << 10) 4535 4536 #define CHICKEN_MISC_4 _MMIO(0x4208c) 4537 #define CHICKEN_FBC_STRIDE_OVERRIDE REG_BIT(13) 4538 #define CHICKEN_FBC_STRIDE_MASK REG_GENMASK(12, 0) 4539 #define CHICKEN_FBC_STRIDE(x) REG_FIELD_PREP(CHICKEN_FBC_STRIDE_MASK, (x)) 4540 4541 #define _CHICKEN_PIPESL_1_A 0x420b0 4542 #define _CHICKEN_PIPESL_1_B 0x420b4 4543 #define HSW_PRI_STRETCH_MAX_MASK REG_GENMASK(28, 27) 4544 #define HSW_PRI_STRETCH_MAX_X8 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 0) 4545 #define HSW_PRI_STRETCH_MAX_X4 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 1) 4546 #define HSW_PRI_STRETCH_MAX_X2 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 2) 4547 #define HSW_PRI_STRETCH_MAX_X1 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 3) 4548 #define HSW_SPR_STRETCH_MAX_MASK REG_GENMASK(26, 25) 4549 #define HSW_SPR_STRETCH_MAX_X8 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 0) 4550 #define HSW_SPR_STRETCH_MAX_X4 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 1) 4551 #define HSW_SPR_STRETCH_MAX_X2 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 2) 4552 #define HSW_SPR_STRETCH_MAX_X1 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 3) 4553 #define HSW_FBCQ_DIS (1 << 22) 4554 #define BDW_DPRS_MASK_VBLANK_SRD (1 << 0) 4555 #define SKL_PLANE1_STRETCH_MAX_MASK REG_GENMASK(1, 0) 4556 #define SKL_PLANE1_STRETCH_MAX_X8 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 0) 4557 #define SKL_PLANE1_STRETCH_MAX_X4 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 1) 4558 #define SKL_PLANE1_STRETCH_MAX_X2 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 2) 4559 #define SKL_PLANE1_STRETCH_MAX_X1 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 3) 4560 #define CHICKEN_PIPESL_1(pipe) _MMIO_PIPE(pipe, _CHICKEN_PIPESL_1_A, _CHICKEN_PIPESL_1_B) 4561 4562 #define _CHICKEN_TRANS_A 0x420c0 4563 #define _CHICKEN_TRANS_B 0x420c4 4564 #define _CHICKEN_TRANS_C 0x420c8 4565 #define _CHICKEN_TRANS_EDP 0x420cc 4566 #define _CHICKEN_TRANS_D 0x420d8 4567 #define CHICKEN_TRANS(trans) _MMIO(_PICK((trans), \ 4568 [TRANSCODER_EDP] = _CHICKEN_TRANS_EDP, \ 4569 [TRANSCODER_A] = _CHICKEN_TRANS_A, \ 4570 [TRANSCODER_B] = _CHICKEN_TRANS_B, \ 4571 [TRANSCODER_C] = _CHICKEN_TRANS_C, \ 4572 [TRANSCODER_D] = _CHICKEN_TRANS_D)) 4573 4574 #define _MTL_CHICKEN_TRANS_A 0x604e0 4575 #define _MTL_CHICKEN_TRANS_B 0x614e0 4576 #define MTL_CHICKEN_TRANS(trans) _MMIO_TRANS((trans), \ 4577 _MTL_CHICKEN_TRANS_A, \ 4578 _MTL_CHICKEN_TRANS_B) 4579 4580 #define HSW_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) 4581 #define HSW_FRAME_START_DELAY(x) REG_FIELD_PREP(HSW_FRAME_START_DELAY_MASK, x) 4582 #define VSC_DATA_SEL_SOFTWARE_CONTROL REG_BIT(25) /* GLK */ 4583 #define FECSTALL_DIS_DPTSTREAM_DPTTG REG_BIT(23) 4584 #define DDI_TRAINING_OVERRIDE_ENABLE REG_BIT(19) 4585 #define ADLP_1_BASED_X_GRANULARITY REG_BIT(18) 4586 #define DDI_TRAINING_OVERRIDE_VALUE REG_BIT(18) 4587 #define DDIE_TRAINING_OVERRIDE_ENABLE REG_BIT(17) /* CHICKEN_TRANS_A only */ 4588 #define DDIE_TRAINING_OVERRIDE_VALUE REG_BIT(16) /* CHICKEN_TRANS_A only */ 4589 #define PSR2_ADD_VERTICAL_LINE_COUNT REG_BIT(15) 4590 #define PSR2_VSC_ENABLE_PROG_HEADER REG_BIT(12) 4591 4592 #define DISP_ARB_CTL _MMIO(0x45000) 4593 #define DISP_FBC_MEMORY_WAKE (1 << 31) 4594 #define DISP_TILE_SURFACE_SWIZZLING (1 << 13) 4595 #define DISP_FBC_WM_DIS (1 << 15) 4596 #define DISP_ARB_CTL2 _MMIO(0x45004) 4597 #define DISP_DATA_PARTITION_5_6 (1 << 6) 4598 #define DISP_IPC_ENABLE (1 << 3) 4599 4600 #define GEN7_MSG_CTL _MMIO(0x45010) 4601 #define WAIT_FOR_PCH_RESET_ACK (1 << 1) 4602 #define WAIT_FOR_PCH_FLR_ACK (1 << 0) 4603 4604 #define _BW_BUDDY0_CTL 0x45130 4605 #define _BW_BUDDY1_CTL 0x45140 4606 #define BW_BUDDY_CTL(x) _MMIO(_PICK_EVEN(x, \ 4607 _BW_BUDDY0_CTL, \ 4608 _BW_BUDDY1_CTL)) 4609 #define BW_BUDDY_DISABLE REG_BIT(31) 4610 #define BW_BUDDY_TLB_REQ_TIMER_MASK REG_GENMASK(21, 16) 4611 #define BW_BUDDY_TLB_REQ_TIMER(x) REG_FIELD_PREP(BW_BUDDY_TLB_REQ_TIMER_MASK, x) 4612 4613 #define _BW_BUDDY0_PAGE_MASK 0x45134 4614 #define _BW_BUDDY1_PAGE_MASK 0x45144 4615 #define BW_BUDDY_PAGE_MASK(x) _MMIO(_PICK_EVEN(x, \ 4616 _BW_BUDDY0_PAGE_MASK, \ 4617 _BW_BUDDY1_PAGE_MASK)) 4618 4619 #define HSW_NDE_RSTWRN_OPT _MMIO(0x46408) 4620 #define MTL_RESET_PICA_HANDSHAKE_EN REG_BIT(6) 4621 #define RESET_PCH_HANDSHAKE_ENABLE REG_BIT(4) 4622 4623 #define GEN8_CHICKEN_DCPR_1 _MMIO(0x46430) 4624 #define LATENCY_REPORTING_REMOVED_PIPE_D REG_BIT(31) 4625 #define SKL_SELECT_ALTERNATE_DC_EXIT REG_BIT(30) 4626 #define LATENCY_REPORTING_REMOVED_PIPE_C REG_BIT(25) 4627 #define LATENCY_REPORTING_REMOVED_PIPE_B REG_BIT(24) 4628 #define LATENCY_REPORTING_REMOVED_PIPE_A REG_BIT(23) 4629 #define ICL_DELAY_PMRSP REG_BIT(22) 4630 #define DISABLE_FLR_SRC REG_BIT(15) 4631 #define MASK_WAKEMEM REG_BIT(13) 4632 #define DDI_CLOCK_REG_ACCESS REG_BIT(7) 4633 4634 #define GEN11_CHICKEN_DCPR_2 _MMIO(0x46434) 4635 #define DCPR_MASK_MAXLATENCY_MEMUP_CLR REG_BIT(27) 4636 #define DCPR_MASK_LPMODE REG_BIT(26) 4637 #define DCPR_SEND_RESP_IMM REG_BIT(25) 4638 #define DCPR_CLEAR_MEMSTAT_DIS REG_BIT(24) 4639 4640 #define SKL_DFSM _MMIO(0x51000) 4641 #define SKL_DFSM_DISPLAY_PM_DISABLE (1 << 27) 4642 #define SKL_DFSM_DISPLAY_HDCP_DISABLE (1 << 25) 4643 #define SKL_DFSM_CDCLK_LIMIT_MASK (3 << 23) 4644 #define SKL_DFSM_CDCLK_LIMIT_675 (0 << 23) 4645 #define SKL_DFSM_CDCLK_LIMIT_540 (1 << 23) 4646 #define SKL_DFSM_CDCLK_LIMIT_450 (2 << 23) 4647 #define SKL_DFSM_CDCLK_LIMIT_337_5 (3 << 23) 4648 #define ICL_DFSM_DMC_DISABLE (1 << 23) 4649 #define SKL_DFSM_PIPE_A_DISABLE (1 << 30) 4650 #define SKL_DFSM_PIPE_B_DISABLE (1 << 21) 4651 #define SKL_DFSM_PIPE_C_DISABLE (1 << 28) 4652 #define TGL_DFSM_PIPE_D_DISABLE (1 << 22) 4653 #define GLK_DFSM_DISPLAY_DSC_DISABLE (1 << 7) 4654 4655 #define SKL_DSSM _MMIO(0x51004) 4656 #define ICL_DSSM_CDCLK_PLL_REFCLK_MASK (7 << 29) 4657 #define ICL_DSSM_CDCLK_PLL_REFCLK_24MHz (0 << 29) 4658 #define ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz (1 << 29) 4659 #define ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz (2 << 29) 4660 4661 #define GMD_ID_DISPLAY _MMIO(0x510a0) 4662 #define GMD_ID_ARCH_MASK REG_GENMASK(31, 22) 4663 #define GMD_ID_RELEASE_MASK REG_GENMASK(21, 14) 4664 #define GMD_ID_STEP REG_GENMASK(5, 0) 4665 4666 /*GEN11 chicken */ 4667 #define _PIPEA_CHICKEN 0x70038 4668 #define _PIPEB_CHICKEN 0x71038 4669 #define _PIPEC_CHICKEN 0x72038 4670 #define PIPE_CHICKEN(pipe) _MMIO_PIPE(pipe, _PIPEA_CHICKEN,\ 4671 _PIPEB_CHICKEN) 4672 #define UNDERRUN_RECOVERY_DISABLE_ADLP REG_BIT(30) 4673 #define UNDERRUN_RECOVERY_ENABLE_DG2 REG_BIT(30) 4674 #define PIXEL_ROUNDING_TRUNC_FB_PASSTHRU REG_BIT(15) 4675 #define DG2_RENDER_CCSTAG_4_3_EN REG_BIT(12) 4676 #define PER_PIXEL_ALPHA_BYPASS_EN REG_BIT(7) 4677 4678 /* PCH */ 4679 4680 #define PCH_DISPLAY_BASE 0xc0000u 4681 4682 /* south display engine interrupt: IBX */ 4683 #define SDE_AUDIO_POWER_D (1 << 27) 4684 #define SDE_AUDIO_POWER_C (1 << 26) 4685 #define SDE_AUDIO_POWER_B (1 << 25) 4686 #define SDE_AUDIO_POWER_SHIFT (25) 4687 #define SDE_AUDIO_POWER_MASK (7 << SDE_AUDIO_POWER_SHIFT) 4688 #define SDE_GMBUS (1 << 24) 4689 #define SDE_AUDIO_HDCP_TRANSB (1 << 23) 4690 #define SDE_AUDIO_HDCP_TRANSA (1 << 22) 4691 #define SDE_AUDIO_HDCP_MASK (3 << 22) 4692 #define SDE_AUDIO_TRANSB (1 << 21) 4693 #define SDE_AUDIO_TRANSA (1 << 20) 4694 #define SDE_AUDIO_TRANS_MASK (3 << 20) 4695 #define SDE_POISON (1 << 19) 4696 /* 18 reserved */ 4697 #define SDE_FDI_RXB (1 << 17) 4698 #define SDE_FDI_RXA (1 << 16) 4699 #define SDE_FDI_MASK (3 << 16) 4700 #define SDE_AUXD (1 << 15) 4701 #define SDE_AUXC (1 << 14) 4702 #define SDE_AUXB (1 << 13) 4703 #define SDE_AUX_MASK (7 << 13) 4704 /* 12 reserved */ 4705 #define SDE_CRT_HOTPLUG (1 << 11) 4706 #define SDE_PORTD_HOTPLUG (1 << 10) 4707 #define SDE_PORTC_HOTPLUG (1 << 9) 4708 #define SDE_PORTB_HOTPLUG (1 << 8) 4709 #define SDE_SDVOB_HOTPLUG (1 << 6) 4710 #define SDE_HOTPLUG_MASK (SDE_CRT_HOTPLUG | \ 4711 SDE_SDVOB_HOTPLUG | \ 4712 SDE_PORTB_HOTPLUG | \ 4713 SDE_PORTC_HOTPLUG | \ 4714 SDE_PORTD_HOTPLUG) 4715 #define SDE_TRANSB_CRC_DONE (1 << 5) 4716 #define SDE_TRANSB_CRC_ERR (1 << 4) 4717 #define SDE_TRANSB_FIFO_UNDER (1 << 3) 4718 #define SDE_TRANSA_CRC_DONE (1 << 2) 4719 #define SDE_TRANSA_CRC_ERR (1 << 1) 4720 #define SDE_TRANSA_FIFO_UNDER (1 << 0) 4721 #define SDE_TRANS_MASK (0x3f) 4722 4723 /* south display engine interrupt: CPT - CNP */ 4724 #define SDE_AUDIO_POWER_D_CPT (1 << 31) 4725 #define SDE_AUDIO_POWER_C_CPT (1 << 30) 4726 #define SDE_AUDIO_POWER_B_CPT (1 << 29) 4727 #define SDE_AUDIO_POWER_SHIFT_CPT 29 4728 #define SDE_AUDIO_POWER_MASK_CPT (7 << 29) 4729 #define SDE_AUXD_CPT (1 << 27) 4730 #define SDE_AUXC_CPT (1 << 26) 4731 #define SDE_AUXB_CPT (1 << 25) 4732 #define SDE_AUX_MASK_CPT (7 << 25) 4733 #define SDE_PORTE_HOTPLUG_SPT (1 << 25) 4734 #define SDE_PORTA_HOTPLUG_SPT (1 << 24) 4735 #define SDE_PORTD_HOTPLUG_CPT (1 << 23) 4736 #define SDE_PORTC_HOTPLUG_CPT (1 << 22) 4737 #define SDE_PORTB_HOTPLUG_CPT (1 << 21) 4738 #define SDE_CRT_HOTPLUG_CPT (1 << 19) 4739 #define SDE_SDVOB_HOTPLUG_CPT (1 << 18) 4740 #define SDE_HOTPLUG_MASK_CPT (SDE_CRT_HOTPLUG_CPT | \ 4741 SDE_SDVOB_HOTPLUG_CPT | \ 4742 SDE_PORTD_HOTPLUG_CPT | \ 4743 SDE_PORTC_HOTPLUG_CPT | \ 4744 SDE_PORTB_HOTPLUG_CPT) 4745 #define SDE_HOTPLUG_MASK_SPT (SDE_PORTE_HOTPLUG_SPT | \ 4746 SDE_PORTD_HOTPLUG_CPT | \ 4747 SDE_PORTC_HOTPLUG_CPT | \ 4748 SDE_PORTB_HOTPLUG_CPT | \ 4749 SDE_PORTA_HOTPLUG_SPT) 4750 #define SDE_GMBUS_CPT (1 << 17) 4751 #define SDE_ERROR_CPT (1 << 16) 4752 #define SDE_AUDIO_CP_REQ_C_CPT (1 << 10) 4753 #define SDE_AUDIO_CP_CHG_C_CPT (1 << 9) 4754 #define SDE_FDI_RXC_CPT (1 << 8) 4755 #define SDE_AUDIO_CP_REQ_B_CPT (1 << 6) 4756 #define SDE_AUDIO_CP_CHG_B_CPT (1 << 5) 4757 #define SDE_FDI_RXB_CPT (1 << 4) 4758 #define SDE_AUDIO_CP_REQ_A_CPT (1 << 2) 4759 #define SDE_AUDIO_CP_CHG_A_CPT (1 << 1) 4760 #define SDE_FDI_RXA_CPT (1 << 0) 4761 #define SDE_AUDIO_CP_REQ_CPT (SDE_AUDIO_CP_REQ_C_CPT | \ 4762 SDE_AUDIO_CP_REQ_B_CPT | \ 4763 SDE_AUDIO_CP_REQ_A_CPT) 4764 #define SDE_AUDIO_CP_CHG_CPT (SDE_AUDIO_CP_CHG_C_CPT | \ 4765 SDE_AUDIO_CP_CHG_B_CPT | \ 4766 SDE_AUDIO_CP_CHG_A_CPT) 4767 #define SDE_FDI_MASK_CPT (SDE_FDI_RXC_CPT | \ 4768 SDE_FDI_RXB_CPT | \ 4769 SDE_FDI_RXA_CPT) 4770 4771 /* south display engine interrupt: ICP/TGP */ 4772 #define SDE_GMBUS_ICP (1 << 23) 4773 #define SDE_TC_HOTPLUG_ICP(hpd_pin) REG_BIT(24 + _HPD_PIN_TC(hpd_pin)) 4774 #define SDE_TC_HOTPLUG_DG2(hpd_pin) REG_BIT(25 + _HPD_PIN_TC(hpd_pin)) /* sigh */ 4775 #define SDE_DDI_HOTPLUG_ICP(hpd_pin) REG_BIT(16 + _HPD_PIN_DDI(hpd_pin)) 4776 #define SDE_DDI_HOTPLUG_MASK_ICP (SDE_DDI_HOTPLUG_ICP(HPD_PORT_D) | \ 4777 SDE_DDI_HOTPLUG_ICP(HPD_PORT_C) | \ 4778 SDE_DDI_HOTPLUG_ICP(HPD_PORT_B) | \ 4779 SDE_DDI_HOTPLUG_ICP(HPD_PORT_A)) 4780 #define SDE_TC_HOTPLUG_MASK_ICP (SDE_TC_HOTPLUG_ICP(HPD_PORT_TC6) | \ 4781 SDE_TC_HOTPLUG_ICP(HPD_PORT_TC5) | \ 4782 SDE_TC_HOTPLUG_ICP(HPD_PORT_TC4) | \ 4783 SDE_TC_HOTPLUG_ICP(HPD_PORT_TC3) | \ 4784 SDE_TC_HOTPLUG_ICP(HPD_PORT_TC2) | \ 4785 SDE_TC_HOTPLUG_ICP(HPD_PORT_TC1)) 4786 4787 #define SDEISR _MMIO(0xc4000) 4788 #define SDEIMR _MMIO(0xc4004) 4789 #define SDEIIR _MMIO(0xc4008) 4790 #define SDEIER _MMIO(0xc400c) 4791 4792 #define SERR_INT _MMIO(0xc4040) 4793 #define SERR_INT_POISON (1 << 31) 4794 #define SERR_INT_TRANS_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) 4795 4796 /* digital port hotplug */ 4797 #define PCH_PORT_HOTPLUG _MMIO(0xc4030) /* SHOTPLUG_CTL */ 4798 #define PORTA_HOTPLUG_ENABLE (1 << 28) /* LPT:LP+ & BXT */ 4799 #define BXT_DDIA_HPD_INVERT (1 << 27) 4800 #define PORTA_HOTPLUG_STATUS_MASK (3 << 24) /* SPT+ & BXT */ 4801 #define PORTA_HOTPLUG_NO_DETECT (0 << 24) /* SPT+ & BXT */ 4802 #define PORTA_HOTPLUG_SHORT_DETECT (1 << 24) /* SPT+ & BXT */ 4803 #define PORTA_HOTPLUG_LONG_DETECT (2 << 24) /* SPT+ & BXT */ 4804 #define PORTD_HOTPLUG_ENABLE (1 << 20) 4805 #define PORTD_PULSE_DURATION_2ms (0 << 18) /* pre-LPT */ 4806 #define PORTD_PULSE_DURATION_4_5ms (1 << 18) /* pre-LPT */ 4807 #define PORTD_PULSE_DURATION_6ms (2 << 18) /* pre-LPT */ 4808 #define PORTD_PULSE_DURATION_100ms (3 << 18) /* pre-LPT */ 4809 #define PORTD_PULSE_DURATION_MASK (3 << 18) /* pre-LPT */ 4810 #define PORTD_HOTPLUG_STATUS_MASK (3 << 16) 4811 #define PORTD_HOTPLUG_NO_DETECT (0 << 16) 4812 #define PORTD_HOTPLUG_SHORT_DETECT (1 << 16) 4813 #define PORTD_HOTPLUG_LONG_DETECT (2 << 16) 4814 #define PORTC_HOTPLUG_ENABLE (1 << 12) 4815 #define BXT_DDIC_HPD_INVERT (1 << 11) 4816 #define PORTC_PULSE_DURATION_2ms (0 << 10) /* pre-LPT */ 4817 #define PORTC_PULSE_DURATION_4_5ms (1 << 10) /* pre-LPT */ 4818 #define PORTC_PULSE_DURATION_6ms (2 << 10) /* pre-LPT */ 4819 #define PORTC_PULSE_DURATION_100ms (3 << 10) /* pre-LPT */ 4820 #define PORTC_PULSE_DURATION_MASK (3 << 10) /* pre-LPT */ 4821 #define PORTC_HOTPLUG_STATUS_MASK (3 << 8) 4822 #define PORTC_HOTPLUG_NO_DETECT (0 << 8) 4823 #define PORTC_HOTPLUG_SHORT_DETECT (1 << 8) 4824 #define PORTC_HOTPLUG_LONG_DETECT (2 << 8) 4825 #define PORTB_HOTPLUG_ENABLE (1 << 4) 4826 #define BXT_DDIB_HPD_INVERT (1 << 3) 4827 #define PORTB_PULSE_DURATION_2ms (0 << 2) /* pre-LPT */ 4828 #define PORTB_PULSE_DURATION_4_5ms (1 << 2) /* pre-LPT */ 4829 #define PORTB_PULSE_DURATION_6ms (2 << 2) /* pre-LPT */ 4830 #define PORTB_PULSE_DURATION_100ms (3 << 2) /* pre-LPT */ 4831 #define PORTB_PULSE_DURATION_MASK (3 << 2) /* pre-LPT */ 4832 #define PORTB_HOTPLUG_STATUS_MASK (3 << 0) 4833 #define PORTB_HOTPLUG_NO_DETECT (0 << 0) 4834 #define PORTB_HOTPLUG_SHORT_DETECT (1 << 0) 4835 #define PORTB_HOTPLUG_LONG_DETECT (2 << 0) 4836 #define BXT_DDI_HPD_INVERT_MASK (BXT_DDIA_HPD_INVERT | \ 4837 BXT_DDIB_HPD_INVERT | \ 4838 BXT_DDIC_HPD_INVERT) 4839 4840 #define PCH_PORT_HOTPLUG2 _MMIO(0xc403C) /* SHOTPLUG_CTL2 SPT+ */ 4841 #define PORTE_HOTPLUG_ENABLE (1 << 4) 4842 #define PORTE_HOTPLUG_STATUS_MASK (3 << 0) 4843 #define PORTE_HOTPLUG_NO_DETECT (0 << 0) 4844 #define PORTE_HOTPLUG_SHORT_DETECT (1 << 0) 4845 #define PORTE_HOTPLUG_LONG_DETECT (2 << 0) 4846 4847 /* This register is a reuse of PCH_PORT_HOTPLUG register. The 4848 * functionality covered in PCH_PORT_HOTPLUG is split into 4849 * SHOTPLUG_CTL_DDI and SHOTPLUG_CTL_TC. 4850 */ 4851 4852 #define SHOTPLUG_CTL_DDI _MMIO(0xc4030) 4853 #define SHOTPLUG_CTL_DDI_HPD_ENABLE(hpd_pin) (0x8 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4854 #define SHOTPLUG_CTL_DDI_HPD_OUTPUT_DATA(hpd_pin) (0x4 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4855 #define SHOTPLUG_CTL_DDI_HPD_STATUS_MASK(hpd_pin) (0x3 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4856 #define SHOTPLUG_CTL_DDI_HPD_NO_DETECT(hpd_pin) (0x0 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4857 #define SHOTPLUG_CTL_DDI_HPD_SHORT_DETECT(hpd_pin) (0x1 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4858 #define SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(hpd_pin) (0x2 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4859 #define SHOTPLUG_CTL_DDI_HPD_SHORT_LONG_DETECT(hpd_pin) (0x3 << (_HPD_PIN_DDI(hpd_pin) * 4)) 4860 4861 #define SHOTPLUG_CTL_TC _MMIO(0xc4034) 4862 #define ICP_TC_HPD_ENABLE(hpd_pin) (8 << (_HPD_PIN_TC(hpd_pin) * 4)) 4863 #define ICP_TC_HPD_LONG_DETECT(hpd_pin) (2 << (_HPD_PIN_TC(hpd_pin) * 4)) 4864 #define ICP_TC_HPD_SHORT_DETECT(hpd_pin) (1 << (_HPD_PIN_TC(hpd_pin) * 4)) 4865 4866 #define SHPD_FILTER_CNT _MMIO(0xc4038) 4867 #define SHPD_FILTER_CNT_500_ADJ 0x001D9 4868 4869 #define _PCH_DPLL_A 0xc6014 4870 #define _PCH_DPLL_B 0xc6018 4871 #define PCH_DPLL(pll) _MMIO((pll) == 0 ? _PCH_DPLL_A : _PCH_DPLL_B) 4872 4873 #define _PCH_FPA0 0xc6040 4874 #define FP_CB_TUNE (0x3 << 22) 4875 #define _PCH_FPA1 0xc6044 4876 #define _PCH_FPB0 0xc6048 4877 #define _PCH_FPB1 0xc604c 4878 #define PCH_FP0(pll) _MMIO((pll) == 0 ? _PCH_FPA0 : _PCH_FPB0) 4879 #define PCH_FP1(pll) _MMIO((pll) == 0 ? _PCH_FPA1 : _PCH_FPB1) 4880 4881 #define PCH_DPLL_TEST _MMIO(0xc606c) 4882 4883 #define PCH_DREF_CONTROL _MMIO(0xC6200) 4884 #define DREF_CONTROL_MASK 0x7fc3 4885 #define DREF_CPU_SOURCE_OUTPUT_DISABLE (0 << 13) 4886 #define DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD (2 << 13) 4887 #define DREF_CPU_SOURCE_OUTPUT_NONSPREAD (3 << 13) 4888 #define DREF_CPU_SOURCE_OUTPUT_MASK (3 << 13) 4889 #define DREF_SSC_SOURCE_DISABLE (0 << 11) 4890 #define DREF_SSC_SOURCE_ENABLE (2 << 11) 4891 #define DREF_SSC_SOURCE_MASK (3 << 11) 4892 #define DREF_NONSPREAD_SOURCE_DISABLE (0 << 9) 4893 #define DREF_NONSPREAD_CK505_ENABLE (1 << 9) 4894 #define DREF_NONSPREAD_SOURCE_ENABLE (2 << 9) 4895 #define DREF_NONSPREAD_SOURCE_MASK (3 << 9) 4896 #define DREF_SUPERSPREAD_SOURCE_DISABLE (0 << 7) 4897 #define DREF_SUPERSPREAD_SOURCE_ENABLE (2 << 7) 4898 #define DREF_SUPERSPREAD_SOURCE_MASK (3 << 7) 4899 #define DREF_SSC4_DOWNSPREAD (0 << 6) 4900 #define DREF_SSC4_CENTERSPREAD (1 << 6) 4901 #define DREF_SSC1_DISABLE (0 << 1) 4902 #define DREF_SSC1_ENABLE (1 << 1) 4903 #define DREF_SSC4_DISABLE (0) 4904 #define DREF_SSC4_ENABLE (1) 4905 4906 #define PCH_RAWCLK_FREQ _MMIO(0xc6204) 4907 #define FDL_TP1_TIMER_SHIFT 12 4908 #define FDL_TP1_TIMER_MASK (3 << 12) 4909 #define FDL_TP2_TIMER_SHIFT 10 4910 #define FDL_TP2_TIMER_MASK (3 << 10) 4911 #define RAWCLK_FREQ_MASK 0x3ff 4912 #define CNP_RAWCLK_DIV_MASK (0x3ff << 16) 4913 #define CNP_RAWCLK_DIV(div) ((div) << 16) 4914 #define CNP_RAWCLK_FRAC_MASK (0xf << 26) 4915 #define CNP_RAWCLK_DEN(den) ((den) << 26) 4916 #define ICP_RAWCLK_NUM(num) ((num) << 11) 4917 4918 #define PCH_DPLL_TMR_CFG _MMIO(0xc6208) 4919 4920 #define PCH_SSC4_PARMS _MMIO(0xc6210) 4921 #define PCH_SSC4_AUX_PARMS _MMIO(0xc6214) 4922 4923 #define PCH_DPLL_SEL _MMIO(0xc7000) 4924 #define TRANS_DPLLB_SEL(pipe) (1 << ((pipe) * 4)) 4925 #define TRANS_DPLLA_SEL(pipe) 0 4926 #define TRANS_DPLL_ENABLE(pipe) (1 << ((pipe) * 4 + 3)) 4927 4928 /* transcoder */ 4929 4930 #define _PCH_TRANS_HTOTAL_A 0xe0000 4931 #define TRANS_HTOTAL_SHIFT 16 4932 #define TRANS_HACTIVE_SHIFT 0 4933 #define _PCH_TRANS_HBLANK_A 0xe0004 4934 #define TRANS_HBLANK_END_SHIFT 16 4935 #define TRANS_HBLANK_START_SHIFT 0 4936 #define _PCH_TRANS_HSYNC_A 0xe0008 4937 #define TRANS_HSYNC_END_SHIFT 16 4938 #define TRANS_HSYNC_START_SHIFT 0 4939 #define _PCH_TRANS_VTOTAL_A 0xe000c 4940 #define TRANS_VTOTAL_SHIFT 16 4941 #define TRANS_VACTIVE_SHIFT 0 4942 #define _PCH_TRANS_VBLANK_A 0xe0010 4943 #define TRANS_VBLANK_END_SHIFT 16 4944 #define TRANS_VBLANK_START_SHIFT 0 4945 #define _PCH_TRANS_VSYNC_A 0xe0014 4946 #define TRANS_VSYNC_END_SHIFT 16 4947 #define TRANS_VSYNC_START_SHIFT 0 4948 #define _PCH_TRANS_VSYNCSHIFT_A 0xe0028 4949 4950 #define _PCH_TRANSA_DATA_M1 0xe0030 4951 #define _PCH_TRANSA_DATA_N1 0xe0034 4952 #define _PCH_TRANSA_DATA_M2 0xe0038 4953 #define _PCH_TRANSA_DATA_N2 0xe003c 4954 #define _PCH_TRANSA_LINK_M1 0xe0040 4955 #define _PCH_TRANSA_LINK_N1 0xe0044 4956 #define _PCH_TRANSA_LINK_M2 0xe0048 4957 #define _PCH_TRANSA_LINK_N2 0xe004c 4958 4959 /* Per-transcoder DIP controls (PCH) */ 4960 #define _VIDEO_DIP_CTL_A 0xe0200 4961 #define _VIDEO_DIP_DATA_A 0xe0208 4962 #define _VIDEO_DIP_GCP_A 0xe0210 4963 #define GCP_COLOR_INDICATION (1 << 2) 4964 #define GCP_DEFAULT_PHASE_ENABLE (1 << 1) 4965 #define GCP_AV_MUTE (1 << 0) 4966 4967 #define _VIDEO_DIP_CTL_B 0xe1200 4968 #define _VIDEO_DIP_DATA_B 0xe1208 4969 #define _VIDEO_DIP_GCP_B 0xe1210 4970 4971 #define TVIDEO_DIP_CTL(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_CTL_A, _VIDEO_DIP_CTL_B) 4972 #define TVIDEO_DIP_DATA(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_DATA_A, _VIDEO_DIP_DATA_B) 4973 #define TVIDEO_DIP_GCP(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_GCP_A, _VIDEO_DIP_GCP_B) 4974 4975 /* Per-transcoder DIP controls (VLV) */ 4976 #define _VLV_VIDEO_DIP_CTL_A (VLV_DISPLAY_BASE + 0x60200) 4977 #define _VLV_VIDEO_DIP_DATA_A (VLV_DISPLAY_BASE + 0x60208) 4978 #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_A (VLV_DISPLAY_BASE + 0x60210) 4979 4980 #define _VLV_VIDEO_DIP_CTL_B (VLV_DISPLAY_BASE + 0x61170) 4981 #define _VLV_VIDEO_DIP_DATA_B (VLV_DISPLAY_BASE + 0x61174) 4982 #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_B (VLV_DISPLAY_BASE + 0x61178) 4983 4984 #define _CHV_VIDEO_DIP_CTL_C (VLV_DISPLAY_BASE + 0x611f0) 4985 #define _CHV_VIDEO_DIP_DATA_C (VLV_DISPLAY_BASE + 0x611f4) 4986 #define _CHV_VIDEO_DIP_GDCP_PAYLOAD_C (VLV_DISPLAY_BASE + 0x611f8) 4987 4988 #define VLV_TVIDEO_DIP_CTL(pipe) \ 4989 _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_CTL_A, \ 4990 _VLV_VIDEO_DIP_CTL_B, _CHV_VIDEO_DIP_CTL_C) 4991 #define VLV_TVIDEO_DIP_DATA(pipe) \ 4992 _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_DATA_A, \ 4993 _VLV_VIDEO_DIP_DATA_B, _CHV_VIDEO_DIP_DATA_C) 4994 #define VLV_TVIDEO_DIP_GCP(pipe) \ 4995 _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_GDCP_PAYLOAD_A, \ 4996 _VLV_VIDEO_DIP_GDCP_PAYLOAD_B, _CHV_VIDEO_DIP_GDCP_PAYLOAD_C) 4997 4998 /* Haswell DIP controls */ 4999 5000 #define _HSW_VIDEO_DIP_CTL_A 0x60200 5001 #define _HSW_VIDEO_DIP_AVI_DATA_A 0x60220 5002 #define _HSW_VIDEO_DIP_VS_DATA_A 0x60260 5003 #define _HSW_VIDEO_DIP_SPD_DATA_A 0x602A0 5004 #define _HSW_VIDEO_DIP_GMP_DATA_A 0x602E0 5005 #define _HSW_VIDEO_DIP_VSC_DATA_A 0x60320 5006 #define _GLK_VIDEO_DIP_DRM_DATA_A 0x60440 5007 #define _HSW_VIDEO_DIP_AVI_ECC_A 0x60240 5008 #define _HSW_VIDEO_DIP_VS_ECC_A 0x60280 5009 #define _HSW_VIDEO_DIP_SPD_ECC_A 0x602C0 5010 #define _HSW_VIDEO_DIP_GMP_ECC_A 0x60300 5011 #define _HSW_VIDEO_DIP_VSC_ECC_A 0x60344 5012 #define _HSW_VIDEO_DIP_GCP_A 0x60210 5013 5014 #define _HSW_VIDEO_DIP_CTL_B 0x61200 5015 #define _HSW_VIDEO_DIP_AVI_DATA_B 0x61220 5016 #define _HSW_VIDEO_DIP_VS_DATA_B 0x61260 5017 #define _HSW_VIDEO_DIP_SPD_DATA_B 0x612A0 5018 #define _HSW_VIDEO_DIP_GMP_DATA_B 0x612E0 5019 #define _HSW_VIDEO_DIP_VSC_DATA_B 0x61320 5020 #define _GLK_VIDEO_DIP_DRM_DATA_B 0x61440 5021 #define _HSW_VIDEO_DIP_BVI_ECC_B 0x61240 5022 #define _HSW_VIDEO_DIP_VS_ECC_B 0x61280 5023 #define _HSW_VIDEO_DIP_SPD_ECC_B 0x612C0 5024 #define _HSW_VIDEO_DIP_GMP_ECC_B 0x61300 5025 #define _HSW_VIDEO_DIP_VSC_ECC_B 0x61344 5026 #define _HSW_VIDEO_DIP_GCP_B 0x61210 5027 5028 /* Icelake PPS_DATA and _ECC DIP Registers. 5029 * These are available for transcoders B,C and eDP. 5030 * Adding the _A so as to reuse the _MMIO_TRANS2 5031 * definition, with which it offsets to the right location. 5032 */ 5033 5034 #define _ICL_VIDEO_DIP_PPS_DATA_A 0x60350 5035 #define _ICL_VIDEO_DIP_PPS_DATA_B 0x61350 5036 #define _ICL_VIDEO_DIP_PPS_ECC_A 0x603D4 5037 #define _ICL_VIDEO_DIP_PPS_ECC_B 0x613D4 5038 5039 #define HSW_TVIDEO_DIP_CTL(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_CTL_A) 5040 #define HSW_TVIDEO_DIP_GCP(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GCP_A) 5041 #define HSW_TVIDEO_DIP_AVI_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_AVI_DATA_A + (i) * 4) 5042 #define HSW_TVIDEO_DIP_VS_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VS_DATA_A + (i) * 4) 5043 #define HSW_TVIDEO_DIP_SPD_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_SPD_DATA_A + (i) * 4) 5044 #define HSW_TVIDEO_DIP_GMP_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GMP_DATA_A + (i) * 4) 5045 #define HSW_TVIDEO_DIP_VSC_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VSC_DATA_A + (i) * 4) 5046 #define GLK_TVIDEO_DIP_DRM_DATA(trans, i) _MMIO_TRANS2(trans, _GLK_VIDEO_DIP_DRM_DATA_A + (i) * 4) 5047 #define ICL_VIDEO_DIP_PPS_DATA(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_DATA_A + (i) * 4) 5048 #define ICL_VIDEO_DIP_PPS_ECC(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_ECC_A + (i) * 4) 5049 5050 #define _HSW_STEREO_3D_CTL_A 0x70020 5051 #define S3D_ENABLE (1 << 31) 5052 #define _HSW_STEREO_3D_CTL_B 0x71020 5053 5054 #define HSW_STEREO_3D_CTL(trans) _MMIO_PIPE2(trans, _HSW_STEREO_3D_CTL_A) 5055 5056 #define _PCH_TRANS_HTOTAL_B 0xe1000 5057 #define _PCH_TRANS_HBLANK_B 0xe1004 5058 #define _PCH_TRANS_HSYNC_B 0xe1008 5059 #define _PCH_TRANS_VTOTAL_B 0xe100c 5060 #define _PCH_TRANS_VBLANK_B 0xe1010 5061 #define _PCH_TRANS_VSYNC_B 0xe1014 5062 #define _PCH_TRANS_VSYNCSHIFT_B 0xe1028 5063 5064 #define PCH_TRANS_HTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HTOTAL_A, _PCH_TRANS_HTOTAL_B) 5065 #define PCH_TRANS_HBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HBLANK_A, _PCH_TRANS_HBLANK_B) 5066 #define PCH_TRANS_HSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B) 5067 #define PCH_TRANS_VTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VTOTAL_A, _PCH_TRANS_VTOTAL_B) 5068 #define PCH_TRANS_VBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VBLANK_A, _PCH_TRANS_VBLANK_B) 5069 #define PCH_TRANS_VSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNC_A, _PCH_TRANS_VSYNC_B) 5070 #define PCH_TRANS_VSYNCSHIFT(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNCSHIFT_A, _PCH_TRANS_VSYNCSHIFT_B) 5071 5072 #define _PCH_TRANSB_DATA_M1 0xe1030 5073 #define _PCH_TRANSB_DATA_N1 0xe1034 5074 #define _PCH_TRANSB_DATA_M2 0xe1038 5075 #define _PCH_TRANSB_DATA_N2 0xe103c 5076 #define _PCH_TRANSB_LINK_M1 0xe1040 5077 #define _PCH_TRANSB_LINK_N1 0xe1044 5078 #define _PCH_TRANSB_LINK_M2 0xe1048 5079 #define _PCH_TRANSB_LINK_N2 0xe104c 5080 5081 #define PCH_TRANS_DATA_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M1, _PCH_TRANSB_DATA_M1) 5082 #define PCH_TRANS_DATA_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N1, _PCH_TRANSB_DATA_N1) 5083 #define PCH_TRANS_DATA_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M2, _PCH_TRANSB_DATA_M2) 5084 #define PCH_TRANS_DATA_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N2, _PCH_TRANSB_DATA_N2) 5085 #define PCH_TRANS_LINK_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M1, _PCH_TRANSB_LINK_M1) 5086 #define PCH_TRANS_LINK_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N1, _PCH_TRANSB_LINK_N1) 5087 #define PCH_TRANS_LINK_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M2, _PCH_TRANSB_LINK_M2) 5088 #define PCH_TRANS_LINK_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N2, _PCH_TRANSB_LINK_N2) 5089 5090 #define _PCH_TRANSACONF 0xf0008 5091 #define _PCH_TRANSBCONF 0xf1008 5092 #define PCH_TRANSCONF(pipe) _MMIO_PIPE(pipe, _PCH_TRANSACONF, _PCH_TRANSBCONF) 5093 #define LPT_TRANSCONF PCH_TRANSCONF(PIPE_A) /* lpt has only one transcoder */ 5094 #define TRANS_ENABLE REG_BIT(31) 5095 #define TRANS_STATE_ENABLE REG_BIT(30) 5096 #define TRANS_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) /* ibx */ 5097 #define TRANS_FRAME_START_DELAY(x) REG_FIELD_PREP(TRANS_FRAME_START_DELAY_MASK, (x)) /* ibx: 0-3 */ 5098 #define TRANS_INTERLACE_MASK REG_GENMASK(23, 21) 5099 #define TRANS_INTERLACE_PROGRESSIVE REG_FIELD_PREP(TRANS_INTERLACE_MASK, 0) 5100 #define TRANS_INTERLACE_LEGACY_VSYNC_IBX REG_FIELD_PREP(TRANS_INTERLACE_MASK, 2) /* ibx */ 5101 #define TRANS_INTERLACE_INTERLACED REG_FIELD_PREP(TRANS_INTERLACE_MASK, 3) 5102 #define TRANS_BPC_MASK REG_GENMASK(7, 5) /* ibx */ 5103 #define TRANS_BPC_8 REG_FIELD_PREP(TRANS_BPC_MASK, 0) 5104 #define TRANS_BPC_10 REG_FIELD_PREP(TRANS_BPC_MASK, 1) 5105 #define TRANS_BPC_6 REG_FIELD_PREP(TRANS_BPC_MASK, 2) 5106 #define TRANS_BPC_12 REG_FIELD_PREP(TRANS_BPC_MASK, 3) 5107 #define _TRANSA_CHICKEN1 0xf0060 5108 #define _TRANSB_CHICKEN1 0xf1060 5109 #define TRANS_CHICKEN1(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN1, _TRANSB_CHICKEN1) 5110 #define TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE (1 << 10) 5111 #define TRANS_CHICKEN1_DP0UNIT_GC_DISABLE (1 << 4) 5112 #define _TRANSA_CHICKEN2 0xf0064 5113 #define _TRANSB_CHICKEN2 0xf1064 5114 #define TRANS_CHICKEN2(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN2, _TRANSB_CHICKEN2) 5115 #define TRANS_CHICKEN2_TIMING_OVERRIDE (1 << 31) 5116 #define TRANS_CHICKEN2_FDI_POLARITY_REVERSED (1 << 29) 5117 #define TRANS_CHICKEN2_FRAME_START_DELAY_MASK (3 << 27) 5118 #define TRANS_CHICKEN2_FRAME_START_DELAY(x) ((x) << 27) /* 0-3 */ 5119 #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER (1 << 26) 5120 #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH (1 << 25) 5121 5122 #define SOUTH_CHICKEN1 _MMIO(0xc2000) 5123 #define FDIA_PHASE_SYNC_SHIFT_OVR 19 5124 #define FDIA_PHASE_SYNC_SHIFT_EN 18 5125 #define INVERT_DDID_HPD (1 << 18) 5126 #define INVERT_DDIC_HPD (1 << 17) 5127 #define INVERT_DDIB_HPD (1 << 16) 5128 #define INVERT_DDIA_HPD (1 << 15) 5129 #define FDI_PHASE_SYNC_OVR(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_OVR - ((pipe) * 2))) 5130 #define FDI_PHASE_SYNC_EN(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_EN - ((pipe) * 2))) 5131 #define FDI_BC_BIFURCATION_SELECT (1 << 12) 5132 #define CHASSIS_CLK_REQ_DURATION_MASK (0xf << 8) 5133 #define CHASSIS_CLK_REQ_DURATION(x) ((x) << 8) 5134 #define SBCLK_RUN_REFCLK_DIS (1 << 7) 5135 #define ICP_SECOND_PPS_IO_SELECT REG_BIT(2) 5136 #define SPT_PWM_GRANULARITY (1 << 0) 5137 #define SOUTH_CHICKEN2 _MMIO(0xc2004) 5138 #define FDI_MPHY_IOSFSB_RESET_STATUS (1 << 13) 5139 #define FDI_MPHY_IOSFSB_RESET_CTL (1 << 12) 5140 #define LPT_PWM_GRANULARITY (1 << 5) 5141 #define DPLS_EDP_PPS_FIX_DIS (1 << 0) 5142 5143 #define SOUTH_DSPCLK_GATE_D _MMIO(0xc2020) 5144 #define PCH_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 31) 5145 #define PCH_DPLUNIT_CLOCK_GATE_DISABLE (1 << 30) 5146 #define PCH_DPLSUNIT_CLOCK_GATE_DISABLE (1 << 29) 5147 #define PCH_DPMGUNIT_CLOCK_GATE_DISABLE (1 << 15) 5148 #define PCH_CPUNIT_CLOCK_GATE_DISABLE (1 << 14) 5149 #define CNP_PWM_CGE_GATING_DISABLE (1 << 13) 5150 #define PCH_LP_PARTITION_LEVEL_DISABLE (1 << 12) 5151 5152 #define _PCH_DP_B 0xe4100 5153 #define PCH_DP_B _MMIO(_PCH_DP_B) 5154 #define _PCH_DPB_AUX_CH_CTL 0xe4110 5155 #define _PCH_DPB_AUX_CH_DATA1 0xe4114 5156 #define _PCH_DPB_AUX_CH_DATA2 0xe4118 5157 #define _PCH_DPB_AUX_CH_DATA3 0xe411c 5158 #define _PCH_DPB_AUX_CH_DATA4 0xe4120 5159 #define _PCH_DPB_AUX_CH_DATA5 0xe4124 5160 5161 #define _PCH_DP_C 0xe4200 5162 #define PCH_DP_C _MMIO(_PCH_DP_C) 5163 #define _PCH_DPC_AUX_CH_CTL 0xe4210 5164 #define _PCH_DPC_AUX_CH_DATA1 0xe4214 5165 #define _PCH_DPC_AUX_CH_DATA2 0xe4218 5166 #define _PCH_DPC_AUX_CH_DATA3 0xe421c 5167 #define _PCH_DPC_AUX_CH_DATA4 0xe4220 5168 #define _PCH_DPC_AUX_CH_DATA5 0xe4224 5169 5170 #define _PCH_DP_D 0xe4300 5171 #define PCH_DP_D _MMIO(_PCH_DP_D) 5172 #define _PCH_DPD_AUX_CH_CTL 0xe4310 5173 #define _PCH_DPD_AUX_CH_DATA1 0xe4314 5174 #define _PCH_DPD_AUX_CH_DATA2 0xe4318 5175 #define _PCH_DPD_AUX_CH_DATA3 0xe431c 5176 #define _PCH_DPD_AUX_CH_DATA4 0xe4320 5177 #define _PCH_DPD_AUX_CH_DATA5 0xe4324 5178 5179 #define PCH_DP_AUX_CH_CTL(aux_ch) _MMIO_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_CTL, _PCH_DPC_AUX_CH_CTL) 5180 #define PCH_DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_DATA1, _PCH_DPC_AUX_CH_DATA1) + (i) * 4) /* 5 registers */ 5181 5182 /* CPT */ 5183 #define _TRANS_DP_CTL_A 0xe0300 5184 #define _TRANS_DP_CTL_B 0xe1300 5185 #define _TRANS_DP_CTL_C 0xe2300 5186 #define TRANS_DP_CTL(pipe) _MMIO_PIPE(pipe, _TRANS_DP_CTL_A, _TRANS_DP_CTL_B) 5187 #define TRANS_DP_OUTPUT_ENABLE REG_BIT(31) 5188 #define TRANS_DP_PORT_SEL_MASK REG_GENMASK(30, 29) 5189 #define TRANS_DP_PORT_SEL_NONE REG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, 3) 5190 #define TRANS_DP_PORT_SEL(port) REG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, (port) - PORT_B) 5191 #define TRANS_DP_AUDIO_ONLY REG_BIT(26) 5192 #define TRANS_DP_ENH_FRAMING REG_BIT(18) 5193 #define TRANS_DP_BPC_MASK REG_GENMASK(10, 9) 5194 #define TRANS_DP_BPC_8 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 0) 5195 #define TRANS_DP_BPC_10 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 1) 5196 #define TRANS_DP_BPC_6 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 2) 5197 #define TRANS_DP_BPC_12 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 3) 5198 #define TRANS_DP_VSYNC_ACTIVE_HIGH REG_BIT(4) 5199 #define TRANS_DP_HSYNC_ACTIVE_HIGH REG_BIT(3) 5200 5201 #define _TRANS_DP2_CTL_A 0x600a0 5202 #define _TRANS_DP2_CTL_B 0x610a0 5203 #define _TRANS_DP2_CTL_C 0x620a0 5204 #define _TRANS_DP2_CTL_D 0x630a0 5205 #define TRANS_DP2_CTL(trans) _MMIO_TRANS(trans, _TRANS_DP2_CTL_A, _TRANS_DP2_CTL_B) 5206 #define TRANS_DP2_128B132B_CHANNEL_CODING REG_BIT(31) 5207 #define TRANS_DP2_PANEL_REPLAY_ENABLE REG_BIT(30) 5208 #define TRANS_DP2_DEBUG_ENABLE REG_BIT(23) 5209 5210 #define _TRANS_DP2_VFREQHIGH_A 0x600a4 5211 #define _TRANS_DP2_VFREQHIGH_B 0x610a4 5212 #define _TRANS_DP2_VFREQHIGH_C 0x620a4 5213 #define _TRANS_DP2_VFREQHIGH_D 0x630a4 5214 #define TRANS_DP2_VFREQHIGH(trans) _MMIO_TRANS(trans, _TRANS_DP2_VFREQHIGH_A, _TRANS_DP2_VFREQHIGH_B) 5215 #define TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK REG_GENMASK(31, 8) 5216 #define TRANS_DP2_VFREQ_PIXEL_CLOCK(clk_hz) REG_FIELD_PREP(TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK, (clk_hz)) 5217 5218 #define _TRANS_DP2_VFREQLOW_A 0x600a8 5219 #define _TRANS_DP2_VFREQLOW_B 0x610a8 5220 #define _TRANS_DP2_VFREQLOW_C 0x620a8 5221 #define _TRANS_DP2_VFREQLOW_D 0x630a8 5222 #define TRANS_DP2_VFREQLOW(trans) _MMIO_TRANS(trans, _TRANS_DP2_VFREQLOW_A, _TRANS_DP2_VFREQLOW_B) 5223 5224 /* SNB eDP training params */ 5225 /* SNB A-stepping */ 5226 #define EDP_LINK_TRAIN_400MV_0DB_SNB_A (0x38 << 22) 5227 #define EDP_LINK_TRAIN_400MV_6DB_SNB_A (0x02 << 22) 5228 #define EDP_LINK_TRAIN_600MV_3_5DB_SNB_A (0x01 << 22) 5229 #define EDP_LINK_TRAIN_800MV_0DB_SNB_A (0x0 << 22) 5230 /* SNB B-stepping */ 5231 #define EDP_LINK_TRAIN_400_600MV_0DB_SNB_B (0x0 << 22) 5232 #define EDP_LINK_TRAIN_400MV_3_5DB_SNB_B (0x1 << 22) 5233 #define EDP_LINK_TRAIN_400_600MV_6DB_SNB_B (0x3a << 22) 5234 #define EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B (0x39 << 22) 5235 #define EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B (0x38 << 22) 5236 #define EDP_LINK_TRAIN_VOL_EMP_MASK_SNB (0x3f << 22) 5237 5238 /* IVB */ 5239 #define EDP_LINK_TRAIN_400MV_0DB_IVB (0x24 << 22) 5240 #define EDP_LINK_TRAIN_400MV_3_5DB_IVB (0x2a << 22) 5241 #define EDP_LINK_TRAIN_400MV_6DB_IVB (0x2f << 22) 5242 #define EDP_LINK_TRAIN_600MV_0DB_IVB (0x30 << 22) 5243 #define EDP_LINK_TRAIN_600MV_3_5DB_IVB (0x36 << 22) 5244 #define EDP_LINK_TRAIN_800MV_0DB_IVB (0x38 << 22) 5245 #define EDP_LINK_TRAIN_800MV_3_5DB_IVB (0x3e << 22) 5246 5247 /* legacy values */ 5248 #define EDP_LINK_TRAIN_500MV_0DB_IVB (0x00 << 22) 5249 #define EDP_LINK_TRAIN_1000MV_0DB_IVB (0x20 << 22) 5250 #define EDP_LINK_TRAIN_500MV_3_5DB_IVB (0x02 << 22) 5251 #define EDP_LINK_TRAIN_1000MV_3_5DB_IVB (0x22 << 22) 5252 #define EDP_LINK_TRAIN_1000MV_6DB_IVB (0x23 << 22) 5253 5254 #define EDP_LINK_TRAIN_VOL_EMP_MASK_IVB (0x3f << 22) 5255 5256 #define VLV_PMWGICZ _MMIO(0x1300a4) 5257 5258 #define HSW_EDRAM_CAP _MMIO(0x120010) 5259 #define EDRAM_ENABLED 0x1 5260 #define EDRAM_NUM_BANKS(cap) (((cap) >> 1) & 0xf) 5261 #define EDRAM_WAYS_IDX(cap) (((cap) >> 5) & 0x7) 5262 #define EDRAM_SETS_IDX(cap) (((cap) >> 8) & 0x3) 5263 5264 #define VLV_CHICKEN_3 _MMIO(VLV_DISPLAY_BASE + 0x7040C) 5265 #define PIXEL_OVERLAP_CNT_MASK (3 << 30) 5266 #define PIXEL_OVERLAP_CNT_SHIFT 30 5267 5268 #define GEN6_PCODE_MAILBOX _MMIO(0x138124) 5269 #define GEN6_PCODE_READY (1 << 31) 5270 #define GEN6_PCODE_MB_PARAM2 REG_GENMASK(23, 16) 5271 #define GEN6_PCODE_MB_PARAM1 REG_GENMASK(15, 8) 5272 #define GEN6_PCODE_MB_COMMAND REG_GENMASK(7, 0) 5273 #define GEN6_PCODE_ERROR_MASK 0xFF 5274 #define GEN6_PCODE_SUCCESS 0x0 5275 #define GEN6_PCODE_ILLEGAL_CMD 0x1 5276 #define GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x2 5277 #define GEN6_PCODE_TIMEOUT 0x3 5278 #define GEN6_PCODE_UNIMPLEMENTED_CMD 0xFF 5279 #define GEN7_PCODE_TIMEOUT 0x2 5280 #define GEN7_PCODE_ILLEGAL_DATA 0x3 5281 #define GEN11_PCODE_ILLEGAL_SUBCOMMAND 0x4 5282 #define GEN11_PCODE_LOCKED 0x6 5283 #define GEN11_PCODE_REJECTED 0x11 5284 #define GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x10 5285 #define GEN6_PCODE_WRITE_RC6VIDS 0x4 5286 #define GEN6_PCODE_READ_RC6VIDS 0x5 5287 #define GEN6_ENCODE_RC6_VID(mv) (((mv) - 245) / 5) 5288 #define GEN6_DECODE_RC6_VID(vids) (((vids) * 5) + 245) 5289 #define BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ 0x18 5290 #define GEN9_PCODE_READ_MEM_LATENCY 0x6 5291 #define GEN9_MEM_LATENCY_LEVEL_3_7_MASK REG_GENMASK(31, 24) 5292 #define GEN9_MEM_LATENCY_LEVEL_2_6_MASK REG_GENMASK(23, 16) 5293 #define GEN9_MEM_LATENCY_LEVEL_1_5_MASK REG_GENMASK(15, 8) 5294 #define GEN9_MEM_LATENCY_LEVEL_0_4_MASK REG_GENMASK(7, 0) 5295 #define SKL_PCODE_LOAD_HDCP_KEYS 0x5 5296 #define SKL_PCODE_CDCLK_CONTROL 0x7 5297 #define SKL_CDCLK_PREPARE_FOR_CHANGE 0x3 5298 #define SKL_CDCLK_READY_FOR_CHANGE 0x1 5299 #define GEN6_PCODE_WRITE_MIN_FREQ_TABLE 0x8 5300 #define GEN6_PCODE_READ_MIN_FREQ_TABLE 0x9 5301 #define GEN6_READ_OC_PARAMS 0xc 5302 #define ICL_PCODE_MEM_SUBSYSYSTEM_INFO 0xd 5303 #define ICL_PCODE_MEM_SS_READ_GLOBAL_INFO (0x0 << 8) 5304 #define ICL_PCODE_MEM_SS_READ_QGV_POINT_INFO(point) (((point) << 16) | (0x1 << 8)) 5305 #define ADL_PCODE_MEM_SS_READ_PSF_GV_INFO ((0) | (0x2 << 8)) 5306 #define ICL_PCODE_SAGV_DE_MEM_SS_CONFIG 0xe 5307 #define ICL_PCODE_REP_QGV_MASK REG_GENMASK(1, 0) 5308 #define ICL_PCODE_REP_QGV_SAFE REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 0) 5309 #define ICL_PCODE_REP_QGV_POLL REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 1) 5310 #define ICL_PCODE_REP_QGV_REJECTED REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 2) 5311 #define ADLS_PCODE_REP_PSF_MASK REG_GENMASK(3, 2) 5312 #define ADLS_PCODE_REP_PSF_SAFE REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 0) 5313 #define ADLS_PCODE_REP_PSF_POLL REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 1) 5314 #define ADLS_PCODE_REP_PSF_REJECTED REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 2) 5315 #define ICL_PCODE_REQ_QGV_PT_MASK REG_GENMASK(7, 0) 5316 #define ICL_PCODE_REQ_QGV_PT(x) REG_FIELD_PREP(ICL_PCODE_REQ_QGV_PT_MASK, (x)) 5317 #define ADLS_PCODE_REQ_PSF_PT_MASK REG_GENMASK(10, 8) 5318 #define ADLS_PCODE_REQ_PSF_PT(x) REG_FIELD_PREP(ADLS_PCODE_REQ_PSF_PT_MASK, (x)) 5319 #define GEN6_PCODE_READ_D_COMP 0x10 5320 #define GEN6_PCODE_WRITE_D_COMP 0x11 5321 #define ICL_PCODE_EXIT_TCCOLD 0x12 5322 #define HSW_PCODE_DE_WRITE_FREQ_REQ 0x17 5323 #define DISPLAY_IPS_CONTROL 0x19 5324 #define TGL_PCODE_TCCOLD 0x26 5325 #define TGL_PCODE_EXIT_TCCOLD_DATA_L_EXIT_FAILED REG_BIT(0) 5326 #define TGL_PCODE_EXIT_TCCOLD_DATA_L_BLOCK_REQ 0 5327 #define TGL_PCODE_EXIT_TCCOLD_DATA_L_UNBLOCK_REQ REG_BIT(0) 5328 /* See also IPS_CTL */ 5329 #define IPS_PCODE_CONTROL (1 << 30) 5330 #define HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL 0x1A 5331 #define GEN9_PCODE_SAGV_CONTROL 0x21 5332 #define GEN9_SAGV_DISABLE 0x0 5333 #define GEN9_SAGV_IS_DISABLED 0x1 5334 #define GEN9_SAGV_ENABLE 0x3 5335 #define DG1_PCODE_STATUS 0x7E 5336 #define DG1_UNCORE_GET_INIT_STATUS 0x0 5337 #define DG1_UNCORE_INIT_STATUS_COMPLETE 0x1 5338 #define PCODE_POWER_SETUP 0x7C 5339 #define POWER_SETUP_SUBCOMMAND_READ_I1 0x4 5340 #define POWER_SETUP_SUBCOMMAND_WRITE_I1 0x5 5341 #define POWER_SETUP_I1_WATTS REG_BIT(31) 5342 #define POWER_SETUP_I1_SHIFT 6 /* 10.6 fixed point format */ 5343 #define POWER_SETUP_I1_DATA_MASK REG_GENMASK(15, 0) 5344 #define GEN12_PCODE_READ_SAGV_BLOCK_TIME_US 0x23 5345 #define XEHP_PCODE_FREQUENCY_CONFIG 0x6e /* xehpsdv, pvc */ 5346 /* XEHP_PCODE_FREQUENCY_CONFIG sub-commands (param1) */ 5347 #define PCODE_MBOX_FC_SC_READ_FUSED_P0 0x0 5348 #define PCODE_MBOX_FC_SC_READ_FUSED_PN 0x1 5349 /* PCODE_MBOX_DOMAIN_* - mailbox domain IDs */ 5350 /* XEHP_PCODE_FREQUENCY_CONFIG param2 */ 5351 #define PCODE_MBOX_DOMAIN_NONE 0x0 5352 #define PCODE_MBOX_DOMAIN_MEDIAFF 0x3 5353 #define GEN6_PCODE_DATA _MMIO(0x138128) 5354 #define GEN6_PCODE_FREQ_IA_RATIO_SHIFT 8 5355 #define GEN6_PCODE_FREQ_RING_RATIO_SHIFT 16 5356 #define GEN6_PCODE_DATA1 _MMIO(0x13812C) 5357 5358 /* IVYBRIDGE DPF */ 5359 #define GEN7_L3CDERRST1(slice) _MMIO(0xB008 + (slice) * 0x200) /* L3CD Error Status 1 */ 5360 #define GEN7_L3CDERRST1_ROW_MASK (0x7ff << 14) 5361 #define GEN7_PARITY_ERROR_VALID (1 << 13) 5362 #define GEN7_L3CDERRST1_BANK_MASK (3 << 11) 5363 #define GEN7_L3CDERRST1_SUBBANK_MASK (7 << 8) 5364 #define GEN7_PARITY_ERROR_ROW(reg) \ 5365 (((reg) & GEN7_L3CDERRST1_ROW_MASK) >> 14) 5366 #define GEN7_PARITY_ERROR_BANK(reg) \ 5367 (((reg) & GEN7_L3CDERRST1_BANK_MASK) >> 11) 5368 #define GEN7_PARITY_ERROR_SUBBANK(reg) \ 5369 (((reg) & GEN7_L3CDERRST1_SUBBANK_MASK) >> 8) 5370 #define GEN7_L3CDERRST1_ENABLE (1 << 7) 5371 5372 /* These are the 4 32-bit write offset registers for each stream 5373 * output buffer. It determines the offset from the 5374 * 3DSTATE_SO_BUFFERs that the next streamed vertex output goes to. 5375 */ 5376 #define GEN7_SO_WRITE_OFFSET(n) _MMIO(0x5280 + (n) * 4) 5377 5378 /* 5379 * HSW - ICL power wells 5380 * 5381 * Platforms have up to 3 power well control register sets, each set 5382 * controlling up to 16 power wells via a request/status HW flag tuple: 5383 * - main (HSW_PWR_WELL_CTL[1-4]) 5384 * - AUX (ICL_PWR_WELL_CTL_AUX[1-4]) 5385 * - DDI (ICL_PWR_WELL_CTL_DDI[1-4]) 5386 * Each control register set consists of up to 4 registers used by different 5387 * sources that can request a power well to be enabled: 5388 * - BIOS (HSW_PWR_WELL_CTL1/ICL_PWR_WELL_CTL_AUX1/ICL_PWR_WELL_CTL_DDI1) 5389 * - DRIVER (HSW_PWR_WELL_CTL2/ICL_PWR_WELL_CTL_AUX2/ICL_PWR_WELL_CTL_DDI2) 5390 * - KVMR (HSW_PWR_WELL_CTL3) (only in the main register set) 5391 * - DEBUG (HSW_PWR_WELL_CTL4/ICL_PWR_WELL_CTL_AUX4/ICL_PWR_WELL_CTL_DDI4) 5392 */ 5393 #define HSW_PWR_WELL_CTL1 _MMIO(0x45400) 5394 #define HSW_PWR_WELL_CTL2 _MMIO(0x45404) 5395 #define HSW_PWR_WELL_CTL3 _MMIO(0x45408) 5396 #define HSW_PWR_WELL_CTL4 _MMIO(0x4540C) 5397 #define HSW_PWR_WELL_CTL_REQ(pw_idx) (0x2 << ((pw_idx) * 2)) 5398 #define HSW_PWR_WELL_CTL_STATE(pw_idx) (0x1 << ((pw_idx) * 2)) 5399 5400 /* HSW/BDW power well */ 5401 #define HSW_PW_CTL_IDX_GLOBAL 15 5402 5403 /* SKL/BXT/GLK power wells */ 5404 #define SKL_PW_CTL_IDX_PW_2 15 5405 #define SKL_PW_CTL_IDX_PW_1 14 5406 #define GLK_PW_CTL_IDX_AUX_C 10 5407 #define GLK_PW_CTL_IDX_AUX_B 9 5408 #define GLK_PW_CTL_IDX_AUX_A 8 5409 #define SKL_PW_CTL_IDX_DDI_D 4 5410 #define SKL_PW_CTL_IDX_DDI_C 3 5411 #define SKL_PW_CTL_IDX_DDI_B 2 5412 #define SKL_PW_CTL_IDX_DDI_A_E 1 5413 #define GLK_PW_CTL_IDX_DDI_A 1 5414 #define SKL_PW_CTL_IDX_MISC_IO 0 5415 5416 /* ICL/TGL - power wells */ 5417 #define TGL_PW_CTL_IDX_PW_5 4 5418 #define ICL_PW_CTL_IDX_PW_4 3 5419 #define ICL_PW_CTL_IDX_PW_3 2 5420 #define ICL_PW_CTL_IDX_PW_2 1 5421 #define ICL_PW_CTL_IDX_PW_1 0 5422 5423 /* XE_LPD - power wells */ 5424 #define XELPD_PW_CTL_IDX_PW_D 8 5425 #define XELPD_PW_CTL_IDX_PW_C 7 5426 #define XELPD_PW_CTL_IDX_PW_B 6 5427 #define XELPD_PW_CTL_IDX_PW_A 5 5428 5429 #define ICL_PWR_WELL_CTL_AUX1 _MMIO(0x45440) 5430 #define ICL_PWR_WELL_CTL_AUX2 _MMIO(0x45444) 5431 #define ICL_PWR_WELL_CTL_AUX4 _MMIO(0x4544C) 5432 #define TGL_PW_CTL_IDX_AUX_TBT6 14 5433 #define TGL_PW_CTL_IDX_AUX_TBT5 13 5434 #define TGL_PW_CTL_IDX_AUX_TBT4 12 5435 #define ICL_PW_CTL_IDX_AUX_TBT4 11 5436 #define TGL_PW_CTL_IDX_AUX_TBT3 11 5437 #define ICL_PW_CTL_IDX_AUX_TBT3 10 5438 #define TGL_PW_CTL_IDX_AUX_TBT2 10 5439 #define ICL_PW_CTL_IDX_AUX_TBT2 9 5440 #define TGL_PW_CTL_IDX_AUX_TBT1 9 5441 #define ICL_PW_CTL_IDX_AUX_TBT1 8 5442 #define TGL_PW_CTL_IDX_AUX_TC6 8 5443 #define XELPD_PW_CTL_IDX_AUX_E 8 5444 #define TGL_PW_CTL_IDX_AUX_TC5 7 5445 #define XELPD_PW_CTL_IDX_AUX_D 7 5446 #define TGL_PW_CTL_IDX_AUX_TC4 6 5447 #define ICL_PW_CTL_IDX_AUX_F 5 5448 #define TGL_PW_CTL_IDX_AUX_TC3 5 5449 #define ICL_PW_CTL_IDX_AUX_E 4 5450 #define TGL_PW_CTL_IDX_AUX_TC2 4 5451 #define ICL_PW_CTL_IDX_AUX_D 3 5452 #define TGL_PW_CTL_IDX_AUX_TC1 3 5453 #define ICL_PW_CTL_IDX_AUX_C 2 5454 #define ICL_PW_CTL_IDX_AUX_B 1 5455 #define ICL_PW_CTL_IDX_AUX_A 0 5456 5457 #define ICL_PWR_WELL_CTL_DDI1 _MMIO(0x45450) 5458 #define ICL_PWR_WELL_CTL_DDI2 _MMIO(0x45454) 5459 #define ICL_PWR_WELL_CTL_DDI4 _MMIO(0x4545C) 5460 #define XELPD_PW_CTL_IDX_DDI_E 8 5461 #define TGL_PW_CTL_IDX_DDI_TC6 8 5462 #define XELPD_PW_CTL_IDX_DDI_D 7 5463 #define TGL_PW_CTL_IDX_DDI_TC5 7 5464 #define TGL_PW_CTL_IDX_DDI_TC4 6 5465 #define ICL_PW_CTL_IDX_DDI_F 5 5466 #define TGL_PW_CTL_IDX_DDI_TC3 5 5467 #define ICL_PW_CTL_IDX_DDI_E 4 5468 #define TGL_PW_CTL_IDX_DDI_TC2 4 5469 #define ICL_PW_CTL_IDX_DDI_D 3 5470 #define TGL_PW_CTL_IDX_DDI_TC1 3 5471 #define ICL_PW_CTL_IDX_DDI_C 2 5472 #define ICL_PW_CTL_IDX_DDI_B 1 5473 #define ICL_PW_CTL_IDX_DDI_A 0 5474 5475 /* HSW - power well misc debug registers */ 5476 #define HSW_PWR_WELL_CTL5 _MMIO(0x45410) 5477 #define HSW_PWR_WELL_ENABLE_SINGLE_STEP (1 << 31) 5478 #define HSW_PWR_WELL_PWR_GATE_OVERRIDE (1 << 20) 5479 #define HSW_PWR_WELL_FORCE_ON (1 << 19) 5480 #define HSW_PWR_WELL_CTL6 _MMIO(0x45414) 5481 5482 /* SKL Fuse Status */ 5483 enum skl_power_gate { 5484 SKL_PG0, 5485 SKL_PG1, 5486 SKL_PG2, 5487 ICL_PG3, 5488 ICL_PG4, 5489 }; 5490 5491 #define SKL_FUSE_STATUS _MMIO(0x42000) 5492 #define SKL_FUSE_DOWNLOAD_STATUS (1 << 31) 5493 /* 5494 * PG0 is HW controlled, so doesn't have a corresponding power well control knob 5495 * SKL_DISP_PW1_IDX..SKL_DISP_PW2_IDX -> PG1..PG2 5496 */ 5497 #define SKL_PW_CTL_IDX_TO_PG(pw_idx) \ 5498 ((pw_idx) - SKL_PW_CTL_IDX_PW_1 + SKL_PG1) 5499 /* 5500 * PG0 is HW controlled, so doesn't have a corresponding power well control knob 5501 * ICL_DISP_PW1_IDX..ICL_DISP_PW4_IDX -> PG1..PG4 5502 */ 5503 #define ICL_PW_CTL_IDX_TO_PG(pw_idx) \ 5504 ((pw_idx) - ICL_PW_CTL_IDX_PW_1 + SKL_PG1) 5505 #define SKL_FUSE_PG_DIST_STATUS(pg) (1 << (27 - (pg))) 5506 5507 #define _ICL_AUX_REG_IDX(pw_idx) ((pw_idx) - ICL_PW_CTL_IDX_AUX_A) 5508 #define _ICL_AUX_ANAOVRD1_A 0x162398 5509 #define _ICL_AUX_ANAOVRD1_B 0x6C398 5510 #define ICL_AUX_ANAOVRD1(pw_idx) _MMIO(_PICK(_ICL_AUX_REG_IDX(pw_idx), \ 5511 _ICL_AUX_ANAOVRD1_A, \ 5512 _ICL_AUX_ANAOVRD1_B)) 5513 #define ICL_AUX_ANAOVRD1_LDO_BYPASS (1 << 7) 5514 #define ICL_AUX_ANAOVRD1_ENABLE (1 << 0) 5515 5516 /* Per-pipe DDI Function Control */ 5517 #define _TRANS_DDI_FUNC_CTL_A 0x60400 5518 #define _TRANS_DDI_FUNC_CTL_B 0x61400 5519 #define _TRANS_DDI_FUNC_CTL_C 0x62400 5520 #define _TRANS_DDI_FUNC_CTL_D 0x63400 5521 #define _TRANS_DDI_FUNC_CTL_EDP 0x6F400 5522 #define _TRANS_DDI_FUNC_CTL_DSI0 0x6b400 5523 #define _TRANS_DDI_FUNC_CTL_DSI1 0x6bc00 5524 #define TRANS_DDI_FUNC_CTL(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL_A) 5525 5526 #define TRANS_DDI_FUNC_ENABLE (1 << 31) 5527 /* Those bits are ignored by pipe EDP since it can only connect to DDI A */ 5528 #define TRANS_DDI_PORT_SHIFT 28 5529 #define TGL_TRANS_DDI_PORT_SHIFT 27 5530 #define TRANS_DDI_PORT_MASK (7 << TRANS_DDI_PORT_SHIFT) 5531 #define TGL_TRANS_DDI_PORT_MASK (0xf << TGL_TRANS_DDI_PORT_SHIFT) 5532 #define TRANS_DDI_SELECT_PORT(x) ((x) << TRANS_DDI_PORT_SHIFT) 5533 #define TGL_TRANS_DDI_SELECT_PORT(x) (((x) + 1) << TGL_TRANS_DDI_PORT_SHIFT) 5534 #define TRANS_DDI_MODE_SELECT_MASK (7 << 24) 5535 #define TRANS_DDI_MODE_SELECT_HDMI (0 << 24) 5536 #define TRANS_DDI_MODE_SELECT_DVI (1 << 24) 5537 #define TRANS_DDI_MODE_SELECT_DP_SST (2 << 24) 5538 #define TRANS_DDI_MODE_SELECT_DP_MST (3 << 24) 5539 #define TRANS_DDI_MODE_SELECT_FDI_OR_128B132B (4 << 24) 5540 #define TRANS_DDI_BPC_MASK (7 << 20) 5541 #define TRANS_DDI_BPC_8 (0 << 20) 5542 #define TRANS_DDI_BPC_10 (1 << 20) 5543 #define TRANS_DDI_BPC_6 (2 << 20) 5544 #define TRANS_DDI_BPC_12 (3 << 20) 5545 #define TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK REG_GENMASK(19, 18) 5546 #define TRANS_DDI_PORT_SYNC_MASTER_SELECT(x) REG_FIELD_PREP(TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK, (x)) 5547 #define TRANS_DDI_PVSYNC (1 << 17) 5548 #define TRANS_DDI_PHSYNC (1 << 16) 5549 #define TRANS_DDI_PORT_SYNC_ENABLE REG_BIT(15) 5550 #define TRANS_DDI_EDP_INPUT_MASK (7 << 12) 5551 #define TRANS_DDI_EDP_INPUT_A_ON (0 << 12) 5552 #define TRANS_DDI_EDP_INPUT_A_ONOFF (4 << 12) 5553 #define TRANS_DDI_EDP_INPUT_B_ONOFF (5 << 12) 5554 #define TRANS_DDI_EDP_INPUT_C_ONOFF (6 << 12) 5555 #define TRANS_DDI_EDP_INPUT_D_ONOFF (7 << 12) 5556 #define TRANS_DDI_MST_TRANSPORT_SELECT_MASK REG_GENMASK(11, 10) 5557 #define TRANS_DDI_MST_TRANSPORT_SELECT(trans) \ 5558 REG_FIELD_PREP(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, trans) 5559 #define TRANS_DDI_HDCP_SIGNALLING (1 << 9) 5560 #define TRANS_DDI_DP_VC_PAYLOAD_ALLOC (1 << 8) 5561 #define TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE (1 << 7) 5562 #define TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ (1 << 6) 5563 #define TRANS_DDI_HDCP_SELECT REG_BIT(5) 5564 #define TRANS_DDI_BFI_ENABLE (1 << 4) 5565 #define TRANS_DDI_HIGH_TMDS_CHAR_RATE (1 << 4) 5566 #define TRANS_DDI_HDMI_SCRAMBLING (1 << 0) 5567 #define TRANS_DDI_HDMI_SCRAMBLING_MASK (TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE \ 5568 | TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ \ 5569 | TRANS_DDI_HDMI_SCRAMBLING) 5570 5571 #define _TRANS_DDI_FUNC_CTL2_A 0x60404 5572 #define _TRANS_DDI_FUNC_CTL2_B 0x61404 5573 #define _TRANS_DDI_FUNC_CTL2_C 0x62404 5574 #define _TRANS_DDI_FUNC_CTL2_EDP 0x6f404 5575 #define _TRANS_DDI_FUNC_CTL2_DSI0 0x6b404 5576 #define _TRANS_DDI_FUNC_CTL2_DSI1 0x6bc04 5577 #define TRANS_DDI_FUNC_CTL2(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL2_A) 5578 #define PORT_SYNC_MODE_ENABLE REG_BIT(4) 5579 #define PORT_SYNC_MODE_MASTER_SELECT_MASK REG_GENMASK(2, 0) 5580 #define PORT_SYNC_MODE_MASTER_SELECT(x) REG_FIELD_PREP(PORT_SYNC_MODE_MASTER_SELECT_MASK, (x)) 5581 5582 #define TRANS_CMTG_CHICKEN _MMIO(0x6fa90) 5583 #define DISABLE_DPT_CLK_GATING REG_BIT(1) 5584 5585 /* DisplayPort Transport Control */ 5586 #define _DP_TP_CTL_A 0x64040 5587 #define _DP_TP_CTL_B 0x64140 5588 #define _TGL_DP_TP_CTL_A 0x60540 5589 #define DP_TP_CTL(port) _MMIO_PORT(port, _DP_TP_CTL_A, _DP_TP_CTL_B) 5590 #define TGL_DP_TP_CTL(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_CTL_A) 5591 #define DP_TP_CTL_ENABLE (1 << 31) 5592 #define DP_TP_CTL_FEC_ENABLE (1 << 30) 5593 #define DP_TP_CTL_MODE_SST (0 << 27) 5594 #define DP_TP_CTL_MODE_MST (1 << 27) 5595 #define DP_TP_CTL_FORCE_ACT (1 << 25) 5596 #define DP_TP_CTL_ENHANCED_FRAME_ENABLE (1 << 18) 5597 #define DP_TP_CTL_FDI_AUTOTRAIN (1 << 15) 5598 #define DP_TP_CTL_LINK_TRAIN_MASK (7 << 8) 5599 #define DP_TP_CTL_LINK_TRAIN_PAT1 (0 << 8) 5600 #define DP_TP_CTL_LINK_TRAIN_PAT2 (1 << 8) 5601 #define DP_TP_CTL_LINK_TRAIN_PAT3 (4 << 8) 5602 #define DP_TP_CTL_LINK_TRAIN_PAT4 (5 << 8) 5603 #define DP_TP_CTL_LINK_TRAIN_IDLE (2 << 8) 5604 #define DP_TP_CTL_LINK_TRAIN_NORMAL (3 << 8) 5605 #define DP_TP_CTL_SCRAMBLE_DISABLE (1 << 7) 5606 5607 /* DisplayPort Transport Status */ 5608 #define _DP_TP_STATUS_A 0x64044 5609 #define _DP_TP_STATUS_B 0x64144 5610 #define _TGL_DP_TP_STATUS_A 0x60544 5611 #define DP_TP_STATUS(port) _MMIO_PORT(port, _DP_TP_STATUS_A, _DP_TP_STATUS_B) 5612 #define TGL_DP_TP_STATUS(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_STATUS_A) 5613 #define DP_TP_STATUS_FEC_ENABLE_LIVE (1 << 28) 5614 #define DP_TP_STATUS_IDLE_DONE (1 << 25) 5615 #define DP_TP_STATUS_ACT_SENT (1 << 24) 5616 #define DP_TP_STATUS_MODE_STATUS_MST (1 << 23) 5617 #define DP_TP_STATUS_AUTOTRAIN_DONE (1 << 12) 5618 #define DP_TP_STATUS_PAYLOAD_MAPPING_VC2 (3 << 8) 5619 #define DP_TP_STATUS_PAYLOAD_MAPPING_VC1 (3 << 4) 5620 #define DP_TP_STATUS_PAYLOAD_MAPPING_VC0 (3 << 0) 5621 5622 /* DDI Buffer Control */ 5623 #define _DDI_BUF_CTL_A 0x64000 5624 #define _DDI_BUF_CTL_B 0x64100 5625 #define DDI_BUF_CTL(port) _MMIO_PORT(port, _DDI_BUF_CTL_A, _DDI_BUF_CTL_B) 5626 #define DDI_BUF_CTL_ENABLE (1 << 31) 5627 #define DDI_BUF_TRANS_SELECT(n) ((n) << 24) 5628 #define DDI_BUF_EMP_MASK (0xf << 24) 5629 #define DDI_BUF_PHY_LINK_RATE(r) ((r) << 20) 5630 #define DDI_BUF_PORT_REVERSAL (1 << 16) 5631 #define DDI_BUF_IS_IDLE (1 << 7) 5632 #define DDI_BUF_CTL_TC_PHY_OWNERSHIP REG_BIT(6) 5633 #define DDI_A_4_LANES (1 << 4) 5634 #define DDI_PORT_WIDTH(width) (((width) - 1) << 1) 5635 #define DDI_PORT_WIDTH_MASK (7 << 1) 5636 #define DDI_PORT_WIDTH_SHIFT 1 5637 #define DDI_INIT_DISPLAY_DETECTED (1 << 0) 5638 5639 /* DDI Buffer Translations */ 5640 #define _DDI_BUF_TRANS_A 0x64E00 5641 #define _DDI_BUF_TRANS_B 0x64E60 5642 #define DDI_BUF_TRANS_LO(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8) 5643 #define DDI_BUF_BALANCE_LEG_ENABLE (1 << 31) 5644 #define DDI_BUF_TRANS_HI(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8 + 4) 5645 5646 /* DDI DP Compliance Control */ 5647 #define _DDI_DP_COMP_CTL_A 0x605F0 5648 #define _DDI_DP_COMP_CTL_B 0x615F0 5649 #define DDI_DP_COMP_CTL(pipe) _MMIO_PIPE(pipe, _DDI_DP_COMP_CTL_A, _DDI_DP_COMP_CTL_B) 5650 #define DDI_DP_COMP_CTL_ENABLE (1 << 31) 5651 #define DDI_DP_COMP_CTL_D10_2 (0 << 28) 5652 #define DDI_DP_COMP_CTL_SCRAMBLED_0 (1 << 28) 5653 #define DDI_DP_COMP_CTL_PRBS7 (2 << 28) 5654 #define DDI_DP_COMP_CTL_CUSTOM80 (3 << 28) 5655 #define DDI_DP_COMP_CTL_HBR2 (4 << 28) 5656 #define DDI_DP_COMP_CTL_SCRAMBLED_1 (5 << 28) 5657 #define DDI_DP_COMP_CTL_HBR2_RESET (0xFC << 0) 5658 5659 /* DDI DP Compliance Pattern */ 5660 #define _DDI_DP_COMP_PAT_A 0x605F4 5661 #define _DDI_DP_COMP_PAT_B 0x615F4 5662 #define DDI_DP_COMP_PAT(pipe, i) _MMIO(_PIPE(pipe, _DDI_DP_COMP_PAT_A, _DDI_DP_COMP_PAT_B) + (i) * 4) 5663 5664 /* Sideband Interface (SBI) is programmed indirectly, via 5665 * SBI_ADDR, which contains the register offset; and SBI_DATA, 5666 * which contains the payload */ 5667 #define SBI_ADDR _MMIO(0xC6000) 5668 #define SBI_DATA _MMIO(0xC6004) 5669 #define SBI_CTL_STAT _MMIO(0xC6008) 5670 #define SBI_CTL_DEST_ICLK (0x0 << 16) 5671 #define SBI_CTL_DEST_MPHY (0x1 << 16) 5672 #define SBI_CTL_OP_IORD (0x2 << 8) 5673 #define SBI_CTL_OP_IOWR (0x3 << 8) 5674 #define SBI_CTL_OP_CRRD (0x6 << 8) 5675 #define SBI_CTL_OP_CRWR (0x7 << 8) 5676 #define SBI_RESPONSE_FAIL (0x1 << 1) 5677 #define SBI_RESPONSE_SUCCESS (0x0 << 1) 5678 #define SBI_BUSY (0x1 << 0) 5679 #define SBI_READY (0x0 << 0) 5680 5681 /* SBI offsets */ 5682 #define SBI_SSCDIVINTPHASE 0x0200 5683 #define SBI_SSCDIVINTPHASE6 0x0600 5684 #define SBI_SSCDIVINTPHASE_DIVSEL_SHIFT 1 5685 #define SBI_SSCDIVINTPHASE_DIVSEL_MASK (0x7f << 1) 5686 #define SBI_SSCDIVINTPHASE_DIVSEL(x) ((x) << 1) 5687 #define SBI_SSCDIVINTPHASE_INCVAL_SHIFT 8 5688 #define SBI_SSCDIVINTPHASE_INCVAL_MASK (0x7f << 8) 5689 #define SBI_SSCDIVINTPHASE_INCVAL(x) ((x) << 8) 5690 #define SBI_SSCDIVINTPHASE_DIR(x) ((x) << 15) 5691 #define SBI_SSCDIVINTPHASE_PROPAGATE (1 << 0) 5692 #define SBI_SSCDITHPHASE 0x0204 5693 #define SBI_SSCCTL 0x020c 5694 #define SBI_SSCCTL6 0x060C 5695 #define SBI_SSCCTL_PATHALT (1 << 3) 5696 #define SBI_SSCCTL_DISABLE (1 << 0) 5697 #define SBI_SSCAUXDIV6 0x0610 5698 #define SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT 4 5699 #define SBI_SSCAUXDIV_FINALDIV2SEL_MASK (1 << 4) 5700 #define SBI_SSCAUXDIV_FINALDIV2SEL(x) ((x) << 4) 5701 #define SBI_DBUFF0 0x2a00 5702 #define SBI_GEN0 0x1f00 5703 #define SBI_GEN0_CFG_BUFFENABLE_DISABLE (1 << 0) 5704 5705 /* LPT PIXCLK_GATE */ 5706 #define PIXCLK_GATE _MMIO(0xC6020) 5707 #define PIXCLK_GATE_UNGATE (1 << 0) 5708 #define PIXCLK_GATE_GATE (0 << 0) 5709 5710 /* SPLL */ 5711 #define SPLL_CTL _MMIO(0x46020) 5712 #define SPLL_PLL_ENABLE (1 << 31) 5713 #define SPLL_REF_BCLK (0 << 28) 5714 #define SPLL_REF_MUXED_SSC (1 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ 5715 #define SPLL_REF_NON_SSC_HSW (2 << 28) 5716 #define SPLL_REF_PCH_SSC_BDW (2 << 28) 5717 #define SPLL_REF_LCPLL (3 << 28) 5718 #define SPLL_REF_MASK (3 << 28) 5719 #define SPLL_FREQ_810MHz (0 << 26) 5720 #define SPLL_FREQ_1350MHz (1 << 26) 5721 #define SPLL_FREQ_2700MHz (2 << 26) 5722 #define SPLL_FREQ_MASK (3 << 26) 5723 5724 /* WRPLL */ 5725 #define _WRPLL_CTL1 0x46040 5726 #define _WRPLL_CTL2 0x46060 5727 #define WRPLL_CTL(pll) _MMIO_PIPE(pll, _WRPLL_CTL1, _WRPLL_CTL2) 5728 #define WRPLL_PLL_ENABLE (1 << 31) 5729 #define WRPLL_REF_BCLK (0 << 28) 5730 #define WRPLL_REF_PCH_SSC (1 << 28) 5731 #define WRPLL_REF_MUXED_SSC_BDW (2 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ 5732 #define WRPLL_REF_SPECIAL_HSW (2 << 28) /* muxed SSC (ULT), non-SSC (non-ULT) */ 5733 #define WRPLL_REF_LCPLL (3 << 28) 5734 #define WRPLL_REF_MASK (3 << 28) 5735 /* WRPLL divider programming */ 5736 #define WRPLL_DIVIDER_REFERENCE(x) ((x) << 0) 5737 #define WRPLL_DIVIDER_REF_MASK (0xff) 5738 #define WRPLL_DIVIDER_POST(x) ((x) << 8) 5739 #define WRPLL_DIVIDER_POST_MASK (0x3f << 8) 5740 #define WRPLL_DIVIDER_POST_SHIFT 8 5741 #define WRPLL_DIVIDER_FEEDBACK(x) ((x) << 16) 5742 #define WRPLL_DIVIDER_FB_SHIFT 16 5743 #define WRPLL_DIVIDER_FB_MASK (0xff << 16) 5744 5745 /* Port clock selection */ 5746 #define _PORT_CLK_SEL_A 0x46100 5747 #define _PORT_CLK_SEL_B 0x46104 5748 #define PORT_CLK_SEL(port) _MMIO_PORT(port, _PORT_CLK_SEL_A, _PORT_CLK_SEL_B) 5749 #define PORT_CLK_SEL_MASK REG_GENMASK(31, 29) 5750 #define PORT_CLK_SEL_LCPLL_2700 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 0) 5751 #define PORT_CLK_SEL_LCPLL_1350 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 1) 5752 #define PORT_CLK_SEL_LCPLL_810 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 2) 5753 #define PORT_CLK_SEL_SPLL REG_FIELD_PREP(PORT_CLK_SEL_MASK, 3) 5754 #define PORT_CLK_SEL_WRPLL(pll) REG_FIELD_PREP(PORT_CLK_SEL_MASK, 4 + (pll)) 5755 #define PORT_CLK_SEL_WRPLL1 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 4) 5756 #define PORT_CLK_SEL_WRPLL2 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 5) 5757 #define PORT_CLK_SEL_NONE REG_FIELD_PREP(PORT_CLK_SEL_MASK, 7) 5758 5759 /* On ICL+ this is the same as PORT_CLK_SEL, but all bits change. */ 5760 #define DDI_CLK_SEL(port) PORT_CLK_SEL(port) 5761 #define DDI_CLK_SEL_MASK REG_GENMASK(31, 28) 5762 #define DDI_CLK_SEL_NONE REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x0) 5763 #define DDI_CLK_SEL_MG REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x8) 5764 #define DDI_CLK_SEL_TBT_162 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xC) 5765 #define DDI_CLK_SEL_TBT_270 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xD) 5766 #define DDI_CLK_SEL_TBT_540 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xE) 5767 #define DDI_CLK_SEL_TBT_810 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xF) 5768 5769 /* Transcoder clock selection */ 5770 #define _TRANS_CLK_SEL_A 0x46140 5771 #define _TRANS_CLK_SEL_B 0x46144 5772 #define TRANS_CLK_SEL(tran) _MMIO_TRANS(tran, _TRANS_CLK_SEL_A, _TRANS_CLK_SEL_B) 5773 /* For each transcoder, we need to select the corresponding port clock */ 5774 #define TRANS_CLK_SEL_DISABLED (0x0 << 29) 5775 #define TRANS_CLK_SEL_PORT(x) (((x) + 1) << 29) 5776 #define TGL_TRANS_CLK_SEL_DISABLED (0x0 << 28) 5777 #define TGL_TRANS_CLK_SEL_PORT(x) (((x) + 1) << 28) 5778 5779 5780 #define CDCLK_FREQ _MMIO(0x46200) 5781 5782 #define _TRANSA_MSA_MISC 0x60410 5783 #define _TRANSB_MSA_MISC 0x61410 5784 #define _TRANSC_MSA_MISC 0x62410 5785 #define _TRANS_EDP_MSA_MISC 0x6f410 5786 #define TRANS_MSA_MISC(tran) _MMIO_TRANS2(tran, _TRANSA_MSA_MISC) 5787 /* See DP_MSA_MISC_* for the bit definitions */ 5788 5789 #define _TRANS_A_SET_CONTEXT_LATENCY 0x6007C 5790 #define _TRANS_B_SET_CONTEXT_LATENCY 0x6107C 5791 #define _TRANS_C_SET_CONTEXT_LATENCY 0x6207C 5792 #define _TRANS_D_SET_CONTEXT_LATENCY 0x6307C 5793 #define TRANS_SET_CONTEXT_LATENCY(tran) _MMIO_TRANS2(tran, _TRANS_A_SET_CONTEXT_LATENCY) 5794 #define TRANS_SET_CONTEXT_LATENCY_MASK REG_GENMASK(15, 0) 5795 #define TRANS_SET_CONTEXT_LATENCY_VALUE(x) REG_FIELD_PREP(TRANS_SET_CONTEXT_LATENCY_MASK, (x)) 5796 5797 /* LCPLL Control */ 5798 #define LCPLL_CTL _MMIO(0x130040) 5799 #define LCPLL_PLL_DISABLE (1 << 31) 5800 #define LCPLL_PLL_LOCK (1 << 30) 5801 #define LCPLL_REF_NON_SSC (0 << 28) 5802 #define LCPLL_REF_BCLK (2 << 28) 5803 #define LCPLL_REF_PCH_SSC (3 << 28) 5804 #define LCPLL_REF_MASK (3 << 28) 5805 #define LCPLL_CLK_FREQ_MASK (3 << 26) 5806 #define LCPLL_CLK_FREQ_450 (0 << 26) 5807 #define LCPLL_CLK_FREQ_54O_BDW (1 << 26) 5808 #define LCPLL_CLK_FREQ_337_5_BDW (2 << 26) 5809 #define LCPLL_CLK_FREQ_675_BDW (3 << 26) 5810 #define LCPLL_CD_CLOCK_DISABLE (1 << 25) 5811 #define LCPLL_ROOT_CD_CLOCK_DISABLE (1 << 24) 5812 #define LCPLL_CD2X_CLOCK_DISABLE (1 << 23) 5813 #define LCPLL_POWER_DOWN_ALLOW (1 << 22) 5814 #define LCPLL_CD_SOURCE_FCLK (1 << 21) 5815 #define LCPLL_CD_SOURCE_FCLK_DONE (1 << 19) 5816 5817 /* 5818 * SKL Clocks 5819 */ 5820 5821 /* CDCLK_CTL */ 5822 #define CDCLK_CTL _MMIO(0x46000) 5823 #define CDCLK_FREQ_SEL_MASK REG_GENMASK(27, 26) 5824 #define CDCLK_FREQ_450_432 REG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 0) 5825 #define CDCLK_FREQ_540 REG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 1) 5826 #define CDCLK_FREQ_337_308 REG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 2) 5827 #define CDCLK_FREQ_675_617 REG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 3) 5828 #define BXT_CDCLK_CD2X_DIV_SEL_MASK REG_GENMASK(23, 22) 5829 #define BXT_CDCLK_CD2X_DIV_SEL_1 REG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 0) 5830 #define BXT_CDCLK_CD2X_DIV_SEL_1_5 REG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 1) 5831 #define BXT_CDCLK_CD2X_DIV_SEL_2 REG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 2) 5832 #define BXT_CDCLK_CD2X_DIV_SEL_4 REG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 3) 5833 #define BXT_CDCLK_CD2X_PIPE(pipe) ((pipe) << 20) 5834 #define CDCLK_DIVMUX_CD_OVERRIDE (1 << 19) 5835 #define BXT_CDCLK_CD2X_PIPE_NONE BXT_CDCLK_CD2X_PIPE(3) 5836 #define ICL_CDCLK_CD2X_PIPE(pipe) (_PICK(pipe, 0, 2, 6) << 19) 5837 #define ICL_CDCLK_CD2X_PIPE_NONE (7 << 19) 5838 #define TGL_CDCLK_CD2X_PIPE(pipe) BXT_CDCLK_CD2X_PIPE(pipe) 5839 #define TGL_CDCLK_CD2X_PIPE_NONE ICL_CDCLK_CD2X_PIPE_NONE 5840 #define BXT_CDCLK_SSA_PRECHARGE_ENABLE (1 << 16) 5841 #define CDCLK_FREQ_DECIMAL_MASK (0x7ff) 5842 5843 /* CDCLK_SQUASH_CTL */ 5844 #define CDCLK_SQUASH_CTL _MMIO(0x46008) 5845 #define CDCLK_SQUASH_ENABLE REG_BIT(31) 5846 #define CDCLK_SQUASH_WINDOW_SIZE_MASK REG_GENMASK(27, 24) 5847 #define CDCLK_SQUASH_WINDOW_SIZE(x) REG_FIELD_PREP(CDCLK_SQUASH_WINDOW_SIZE_MASK, (x)) 5848 #define CDCLK_SQUASH_WAVEFORM_MASK REG_GENMASK(15, 0) 5849 #define CDCLK_SQUASH_WAVEFORM(x) REG_FIELD_PREP(CDCLK_SQUASH_WAVEFORM_MASK, (x)) 5850 5851 /* LCPLL_CTL */ 5852 #define LCPLL1_CTL _MMIO(0x46010) 5853 #define LCPLL2_CTL _MMIO(0x46014) 5854 #define LCPLL_PLL_ENABLE (1 << 31) 5855 5856 /* DPLL control1 */ 5857 #define DPLL_CTRL1 _MMIO(0x6C058) 5858 #define DPLL_CTRL1_HDMI_MODE(id) (1 << ((id) * 6 + 5)) 5859 #define DPLL_CTRL1_SSC(id) (1 << ((id) * 6 + 4)) 5860 #define DPLL_CTRL1_LINK_RATE_MASK(id) (7 << ((id) * 6 + 1)) 5861 #define DPLL_CTRL1_LINK_RATE_SHIFT(id) ((id) * 6 + 1) 5862 #define DPLL_CTRL1_LINK_RATE(linkrate, id) ((linkrate) << ((id) * 6 + 1)) 5863 #define DPLL_CTRL1_OVERRIDE(id) (1 << ((id) * 6)) 5864 #define DPLL_CTRL1_LINK_RATE_2700 0 5865 #define DPLL_CTRL1_LINK_RATE_1350 1 5866 #define DPLL_CTRL1_LINK_RATE_810 2 5867 #define DPLL_CTRL1_LINK_RATE_1620 3 5868 #define DPLL_CTRL1_LINK_RATE_1080 4 5869 #define DPLL_CTRL1_LINK_RATE_2160 5 5870 5871 /* DPLL control2 */ 5872 #define DPLL_CTRL2 _MMIO(0x6C05C) 5873 #define DPLL_CTRL2_DDI_CLK_OFF(port) (1 << ((port) + 15)) 5874 #define DPLL_CTRL2_DDI_CLK_SEL_MASK(port) (3 << ((port) * 3 + 1)) 5875 #define DPLL_CTRL2_DDI_CLK_SEL_SHIFT(port) ((port) * 3 + 1) 5876 #define DPLL_CTRL2_DDI_CLK_SEL(clk, port) ((clk) << ((port) * 3 + 1)) 5877 #define DPLL_CTRL2_DDI_SEL_OVERRIDE(port) (1 << ((port) * 3)) 5878 5879 /* DPLL Status */ 5880 #define DPLL_STATUS _MMIO(0x6C060) 5881 #define DPLL_LOCK(id) (1 << ((id) * 8)) 5882 5883 /* DPLL cfg */ 5884 #define _DPLL1_CFGCR1 0x6C040 5885 #define _DPLL2_CFGCR1 0x6C048 5886 #define _DPLL3_CFGCR1 0x6C050 5887 #define DPLL_CFGCR1_FREQ_ENABLE (1 << 31) 5888 #define DPLL_CFGCR1_DCO_FRACTION_MASK (0x7fff << 9) 5889 #define DPLL_CFGCR1_DCO_FRACTION(x) ((x) << 9) 5890 #define DPLL_CFGCR1_DCO_INTEGER_MASK (0x1ff) 5891 5892 #define _DPLL1_CFGCR2 0x6C044 5893 #define _DPLL2_CFGCR2 0x6C04C 5894 #define _DPLL3_CFGCR2 0x6C054 5895 #define DPLL_CFGCR2_QDIV_RATIO_MASK (0xff << 8) 5896 #define DPLL_CFGCR2_QDIV_RATIO(x) ((x) << 8) 5897 #define DPLL_CFGCR2_QDIV_MODE(x) ((x) << 7) 5898 #define DPLL_CFGCR2_KDIV_MASK (3 << 5) 5899 #define DPLL_CFGCR2_KDIV(x) ((x) << 5) 5900 #define DPLL_CFGCR2_KDIV_5 (0 << 5) 5901 #define DPLL_CFGCR2_KDIV_2 (1 << 5) 5902 #define DPLL_CFGCR2_KDIV_3 (2 << 5) 5903 #define DPLL_CFGCR2_KDIV_1 (3 << 5) 5904 #define DPLL_CFGCR2_PDIV_MASK (7 << 2) 5905 #define DPLL_CFGCR2_PDIV(x) ((x) << 2) 5906 #define DPLL_CFGCR2_PDIV_1 (0 << 2) 5907 #define DPLL_CFGCR2_PDIV_2 (1 << 2) 5908 #define DPLL_CFGCR2_PDIV_3 (2 << 2) 5909 #define DPLL_CFGCR2_PDIV_7 (4 << 2) 5910 #define DPLL_CFGCR2_PDIV_7_INVALID (5 << 2) 5911 #define DPLL_CFGCR2_CENTRAL_FREQ_MASK (3) 5912 5913 #define DPLL_CFGCR1(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR1, _DPLL2_CFGCR1) 5914 #define DPLL_CFGCR2(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR2, _DPLL2_CFGCR2) 5915 5916 /* ICL Clocks */ 5917 #define ICL_DPCLKA_CFGCR0 _MMIO(0x164280) 5918 #define ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) (1 << _PICK(phy, 10, 11, 24, 4, 5)) 5919 #define RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) REG_BIT((phy) + 10) 5920 #define ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port) (1 << ((tc_port) < TC_PORT_4 ? \ 5921 (tc_port) + 12 : \ 5922 (tc_port) - TC_PORT_4 + 21)) 5923 #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) ((phy) * 2) 5924 #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5925 #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) ((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5926 #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) _PICK(phy, 0, 2, 4, 27) 5927 #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \ 5928 (3 << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5929 #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) \ 5930 ((pll) << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5931 5932 /* 5933 * DG1 Clocks 5934 * First registers controls the first A and B, while the second register 5935 * controls the phy C and D. The bits on these registers are the 5936 * same, but refer to different phys 5937 */ 5938 #define _DG1_DPCLKA_CFGCR0 0x164280 5939 #define _DG1_DPCLKA1_CFGCR0 0x16C280 5940 #define _DG1_DPCLKA_PHY_IDX(phy) ((phy) % 2) 5941 #define _DG1_DPCLKA_PLL_IDX(pll) ((pll) % 2) 5942 #define DG1_DPCLKA_CFGCR0(phy) _MMIO_PHY((phy) / 2, \ 5943 _DG1_DPCLKA_CFGCR0, \ 5944 _DG1_DPCLKA1_CFGCR0) 5945 #define DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) REG_BIT(_DG1_DPCLKA_PHY_IDX(phy) + 10) 5946 #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) (_DG1_DPCLKA_PHY_IDX(phy) * 2) 5947 #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) (_DG1_DPCLKA_PLL_IDX(pll) << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5948 #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (0x3 << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) 5949 5950 /* ADLS Clocks */ 5951 #define _ADLS_DPCLKA_CFGCR0 0x164280 5952 #define _ADLS_DPCLKA_CFGCR1 0x1642BC 5953 #define ADLS_DPCLKA_CFGCR(phy) _MMIO_PHY((phy) / 3, \ 5954 _ADLS_DPCLKA_CFGCR0, \ 5955 _ADLS_DPCLKA_CFGCR1) 5956 #define ADLS_DPCLKA_CFGCR_DDI_SHIFT(phy) (((phy) % 3) * 2) 5957 /* ADLS DPCLKA_CFGCR0 DDI mask */ 5958 #define ADLS_DPCLKA_DDII_SEL_MASK REG_GENMASK(5, 4) 5959 #define ADLS_DPCLKA_DDIB_SEL_MASK REG_GENMASK(3, 2) 5960 #define ADLS_DPCLKA_DDIA_SEL_MASK REG_GENMASK(1, 0) 5961 /* ADLS DPCLKA_CFGCR1 DDI mask */ 5962 #define ADLS_DPCLKA_DDIK_SEL_MASK REG_GENMASK(3, 2) 5963 #define ADLS_DPCLKA_DDIJ_SEL_MASK REG_GENMASK(1, 0) 5964 #define ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy) _PICK((phy), \ 5965 ADLS_DPCLKA_DDIA_SEL_MASK, \ 5966 ADLS_DPCLKA_DDIB_SEL_MASK, \ 5967 ADLS_DPCLKA_DDII_SEL_MASK, \ 5968 ADLS_DPCLKA_DDIJ_SEL_MASK, \ 5969 ADLS_DPCLKA_DDIK_SEL_MASK) 5970 5971 /* ICL PLL */ 5972 #define _DPLL0_ENABLE 0x46010 5973 #define _DPLL1_ENABLE 0x46014 5974 #define _ADLS_DPLL2_ENABLE 0x46018 5975 #define _ADLS_DPLL3_ENABLE 0x46030 5976 #define PLL_ENABLE REG_BIT(31) 5977 #define PLL_LOCK REG_BIT(30) 5978 #define PLL_POWER_ENABLE REG_BIT(27) 5979 #define PLL_POWER_STATE REG_BIT(26) 5980 #define ICL_DPLL_ENABLE(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 3, \ 5981 _DPLL0_ENABLE, _DPLL1_ENABLE, \ 5982 _ADLS_DPLL3_ENABLE, _ADLS_DPLL3_ENABLE)) 5983 5984 #define _DG2_PLL3_ENABLE 0x4601C 5985 5986 #define DG2_PLL_ENABLE(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 3, \ 5987 _DPLL0_ENABLE, _DPLL1_ENABLE, \ 5988 _DG2_PLL3_ENABLE, _DG2_PLL3_ENABLE)) 5989 5990 #define TBT_PLL_ENABLE _MMIO(0x46020) 5991 5992 #define _MG_PLL1_ENABLE 0x46030 5993 #define _MG_PLL2_ENABLE 0x46034 5994 #define _MG_PLL3_ENABLE 0x46038 5995 #define _MG_PLL4_ENABLE 0x4603C 5996 /* Bits are the same as _DPLL0_ENABLE */ 5997 #define MG_PLL_ENABLE(tc_port) _MMIO_PORT((tc_port), _MG_PLL1_ENABLE, \ 5998 _MG_PLL2_ENABLE) 5999 6000 /* DG1 PLL */ 6001 #define DG1_DPLL_ENABLE(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6002 _DPLL0_ENABLE, _DPLL1_ENABLE, \ 6003 _MG_PLL1_ENABLE, _MG_PLL2_ENABLE)) 6004 6005 /* ADL-P Type C PLL */ 6006 #define PORTTC1_PLL_ENABLE 0x46038 6007 #define PORTTC2_PLL_ENABLE 0x46040 6008 6009 #define ADLP_PORTTC_PLL_ENABLE(tc_port) _MMIO_PORT((tc_port), \ 6010 PORTTC1_PLL_ENABLE, \ 6011 PORTTC2_PLL_ENABLE) 6012 6013 #define _ICL_DPLL0_CFGCR0 0x164000 6014 #define _ICL_DPLL1_CFGCR0 0x164080 6015 #define ICL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR0, \ 6016 _ICL_DPLL1_CFGCR0) 6017 #define DPLL_CFGCR0_HDMI_MODE (1 << 30) 6018 #define DPLL_CFGCR0_SSC_ENABLE (1 << 29) 6019 #define DPLL_CFGCR0_SSC_ENABLE_ICL (1 << 25) 6020 #define DPLL_CFGCR0_LINK_RATE_MASK (0xf << 25) 6021 #define DPLL_CFGCR0_LINK_RATE_2700 (0 << 25) 6022 #define DPLL_CFGCR0_LINK_RATE_1350 (1 << 25) 6023 #define DPLL_CFGCR0_LINK_RATE_810 (2 << 25) 6024 #define DPLL_CFGCR0_LINK_RATE_1620 (3 << 25) 6025 #define DPLL_CFGCR0_LINK_RATE_1080 (4 << 25) 6026 #define DPLL_CFGCR0_LINK_RATE_2160 (5 << 25) 6027 #define DPLL_CFGCR0_LINK_RATE_3240 (6 << 25) 6028 #define DPLL_CFGCR0_LINK_RATE_4050 (7 << 25) 6029 #define DPLL_CFGCR0_DCO_FRACTION_MASK (0x7fff << 10) 6030 #define DPLL_CFGCR0_DCO_FRACTION_SHIFT (10) 6031 #define DPLL_CFGCR0_DCO_FRACTION(x) ((x) << 10) 6032 #define DPLL_CFGCR0_DCO_INTEGER_MASK (0x3ff) 6033 6034 #define _ICL_DPLL0_CFGCR1 0x164004 6035 #define _ICL_DPLL1_CFGCR1 0x164084 6036 #define ICL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR1, \ 6037 _ICL_DPLL1_CFGCR1) 6038 #define DPLL_CFGCR1_QDIV_RATIO_MASK (0xff << 10) 6039 #define DPLL_CFGCR1_QDIV_RATIO_SHIFT (10) 6040 #define DPLL_CFGCR1_QDIV_RATIO(x) ((x) << 10) 6041 #define DPLL_CFGCR1_QDIV_MODE_SHIFT (9) 6042 #define DPLL_CFGCR1_QDIV_MODE(x) ((x) << 9) 6043 #define DPLL_CFGCR1_KDIV_MASK (7 << 6) 6044 #define DPLL_CFGCR1_KDIV_SHIFT (6) 6045 #define DPLL_CFGCR1_KDIV(x) ((x) << 6) 6046 #define DPLL_CFGCR1_KDIV_1 (1 << 6) 6047 #define DPLL_CFGCR1_KDIV_2 (2 << 6) 6048 #define DPLL_CFGCR1_KDIV_3 (4 << 6) 6049 #define DPLL_CFGCR1_PDIV_MASK (0xf << 2) 6050 #define DPLL_CFGCR1_PDIV_SHIFT (2) 6051 #define DPLL_CFGCR1_PDIV(x) ((x) << 2) 6052 #define DPLL_CFGCR1_PDIV_2 (1 << 2) 6053 #define DPLL_CFGCR1_PDIV_3 (2 << 2) 6054 #define DPLL_CFGCR1_PDIV_5 (4 << 2) 6055 #define DPLL_CFGCR1_PDIV_7 (8 << 2) 6056 #define DPLL_CFGCR1_CENTRAL_FREQ (3 << 0) 6057 #define DPLL_CFGCR1_CENTRAL_FREQ_8400 (3 << 0) 6058 #define TGL_DPLL_CFGCR1_CFSELOVRD_NORMAL_XTAL (0 << 0) 6059 6060 #define _TGL_DPLL0_CFGCR0 0x164284 6061 #define _TGL_DPLL1_CFGCR0 0x16428C 6062 #define _TGL_TBTPLL_CFGCR0 0x16429C 6063 #define TGL_DPLL_CFGCR0(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6064 _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0, \ 6065 _TGL_TBTPLL_CFGCR0, _TGL_TBTPLL_CFGCR0)) 6066 #define RKL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _TGL_DPLL0_CFGCR0, \ 6067 _TGL_DPLL1_CFGCR0) 6068 6069 #define _TGL_DPLL0_DIV0 0x164B00 6070 #define _TGL_DPLL1_DIV0 0x164C00 6071 #define TGL_DPLL0_DIV0(pll) _MMIO_PLL(pll, _TGL_DPLL0_DIV0, _TGL_DPLL1_DIV0) 6072 #define TGL_DPLL0_DIV0_AFC_STARTUP_MASK REG_GENMASK(27, 25) 6073 #define TGL_DPLL0_DIV0_AFC_STARTUP(val) REG_FIELD_PREP(TGL_DPLL0_DIV0_AFC_STARTUP_MASK, (val)) 6074 6075 #define _TGL_DPLL0_CFGCR1 0x164288 6076 #define _TGL_DPLL1_CFGCR1 0x164290 6077 #define _TGL_TBTPLL_CFGCR1 0x1642A0 6078 #define TGL_DPLL_CFGCR1(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6079 _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1, \ 6080 _TGL_TBTPLL_CFGCR1, _TGL_TBTPLL_CFGCR1)) 6081 #define RKL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _TGL_DPLL0_CFGCR1, \ 6082 _TGL_DPLL1_CFGCR1) 6083 6084 #define _DG1_DPLL2_CFGCR0 0x16C284 6085 #define _DG1_DPLL3_CFGCR0 0x16C28C 6086 #define DG1_DPLL_CFGCR0(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6087 _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0, \ 6088 _DG1_DPLL2_CFGCR0, _DG1_DPLL3_CFGCR0)) 6089 6090 #define _DG1_DPLL2_CFGCR1 0x16C288 6091 #define _DG1_DPLL3_CFGCR1 0x16C290 6092 #define DG1_DPLL_CFGCR1(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6093 _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1, \ 6094 _DG1_DPLL2_CFGCR1, _DG1_DPLL3_CFGCR1)) 6095 6096 /* For ADL-S DPLL4_CFGCR0/1 are used to control DPLL2 */ 6097 #define _ADLS_DPLL4_CFGCR0 0x164294 6098 #define _ADLS_DPLL3_CFGCR0 0x1642C0 6099 #define ADLS_DPLL_CFGCR0(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6100 _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0, \ 6101 _ADLS_DPLL4_CFGCR0, _ADLS_DPLL3_CFGCR0)) 6102 6103 #define _ADLS_DPLL4_CFGCR1 0x164298 6104 #define _ADLS_DPLL3_CFGCR1 0x1642C4 6105 #define ADLS_DPLL_CFGCR1(pll) _MMIO(_PICK_EVEN_2RANGES(pll, 2, \ 6106 _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1, \ 6107 _ADLS_DPLL4_CFGCR1, _ADLS_DPLL3_CFGCR1)) 6108 6109 /* BXT display engine PLL */ 6110 #define BXT_DE_PLL_CTL _MMIO(0x6d000) 6111 #define BXT_DE_PLL_RATIO(x) (x) /* {60,65,100} * 19.2MHz */ 6112 #define BXT_DE_PLL_RATIO_MASK 0xff 6113 6114 #define BXT_DE_PLL_ENABLE _MMIO(0x46070) 6115 #define BXT_DE_PLL_PLL_ENABLE (1 << 31) 6116 #define BXT_DE_PLL_LOCK (1 << 30) 6117 #define BXT_DE_PLL_FREQ_REQ (1 << 23) 6118 #define BXT_DE_PLL_FREQ_REQ_ACK (1 << 22) 6119 #define ICL_CDCLK_PLL_RATIO(x) (x) 6120 #define ICL_CDCLK_PLL_RATIO_MASK 0xff 6121 6122 /* GEN9 DC */ 6123 #define DC_STATE_EN _MMIO(0x45504) 6124 #define DC_STATE_DISABLE 0 6125 #define DC_STATE_EN_DC3CO REG_BIT(30) 6126 #define DC_STATE_DC3CO_STATUS REG_BIT(29) 6127 #define HOLD_PHY_CLKREQ_PG1_LATCH REG_BIT(21) 6128 #define HOLD_PHY_PG1_LATCH REG_BIT(20) 6129 #define DC_STATE_EN_UPTO_DC5 (1 << 0) 6130 #define DC_STATE_EN_DC9 (1 << 3) 6131 #define DC_STATE_EN_UPTO_DC6 (2 << 0) 6132 #define DC_STATE_EN_UPTO_DC5_DC6_MASK 0x3 6133 6134 #define DC_STATE_DEBUG _MMIO(0x45520) 6135 #define DC_STATE_DEBUG_MASK_CORES (1 << 0) 6136 #define DC_STATE_DEBUG_MASK_MEMORY_UP (1 << 1) 6137 6138 #define D_COMP_BDW _MMIO(0x138144) 6139 6140 /* Pipe WM_LINETIME - watermark line time */ 6141 #define _WM_LINETIME_A 0x45270 6142 #define _WM_LINETIME_B 0x45274 6143 #define WM_LINETIME(pipe) _MMIO_PIPE(pipe, _WM_LINETIME_A, _WM_LINETIME_B) 6144 #define HSW_LINETIME_MASK REG_GENMASK(8, 0) 6145 #define HSW_LINETIME(x) REG_FIELD_PREP(HSW_LINETIME_MASK, (x)) 6146 #define HSW_IPS_LINETIME_MASK REG_GENMASK(24, 16) 6147 #define HSW_IPS_LINETIME(x) REG_FIELD_PREP(HSW_IPS_LINETIME_MASK, (x)) 6148 6149 /* SFUSE_STRAP */ 6150 #define SFUSE_STRAP _MMIO(0xc2014) 6151 #define SFUSE_STRAP_FUSE_LOCK (1 << 13) 6152 #define SFUSE_STRAP_RAW_FREQUENCY (1 << 8) 6153 #define SFUSE_STRAP_DISPLAY_DISABLED (1 << 7) 6154 #define SFUSE_STRAP_CRT_DISABLED (1 << 6) 6155 #define SFUSE_STRAP_DDIF_DETECTED (1 << 3) 6156 #define SFUSE_STRAP_DDIB_DETECTED (1 << 2) 6157 #define SFUSE_STRAP_DDIC_DETECTED (1 << 1) 6158 #define SFUSE_STRAP_DDID_DETECTED (1 << 0) 6159 6160 #define WM_MISC _MMIO(0x45260) 6161 #define WM_MISC_DATA_PARTITION_5_6 (1 << 0) 6162 6163 #define WM_DBG _MMIO(0x45280) 6164 #define WM_DBG_DISALLOW_MULTIPLE_LP (1 << 0) 6165 #define WM_DBG_DISALLOW_MAXFIFO (1 << 1) 6166 #define WM_DBG_DISALLOW_SPRITE (1 << 2) 6167 6168 /* pipe CSC */ 6169 #define _PIPE_A_CSC_COEFF_RY_GY 0x49010 6170 #define _PIPE_A_CSC_COEFF_BY 0x49014 6171 #define _PIPE_A_CSC_COEFF_RU_GU 0x49018 6172 #define _PIPE_A_CSC_COEFF_BU 0x4901c 6173 #define _PIPE_A_CSC_COEFF_RV_GV 0x49020 6174 #define _PIPE_A_CSC_COEFF_BV 0x49024 6175 6176 #define _PIPE_A_CSC_MODE 0x49028 6177 #define ICL_CSC_ENABLE (1 << 31) /* icl+ */ 6178 #define ICL_OUTPUT_CSC_ENABLE (1 << 30) /* icl+ */ 6179 #define CSC_BLACK_SCREEN_OFFSET (1 << 2) /* ilk/snb */ 6180 #define CSC_POSITION_BEFORE_GAMMA (1 << 1) /* pre-glk */ 6181 #define CSC_MODE_YUV_TO_RGB (1 << 0) /* ilk/snb */ 6182 6183 #define _PIPE_A_CSC_PREOFF_HI 0x49030 6184 #define _PIPE_A_CSC_PREOFF_ME 0x49034 6185 #define _PIPE_A_CSC_PREOFF_LO 0x49038 6186 #define _PIPE_A_CSC_POSTOFF_HI 0x49040 6187 #define _PIPE_A_CSC_POSTOFF_ME 0x49044 6188 #define _PIPE_A_CSC_POSTOFF_LO 0x49048 6189 6190 #define _PIPE_B_CSC_COEFF_RY_GY 0x49110 6191 #define _PIPE_B_CSC_COEFF_BY 0x49114 6192 #define _PIPE_B_CSC_COEFF_RU_GU 0x49118 6193 #define _PIPE_B_CSC_COEFF_BU 0x4911c 6194 #define _PIPE_B_CSC_COEFF_RV_GV 0x49120 6195 #define _PIPE_B_CSC_COEFF_BV 0x49124 6196 #define _PIPE_B_CSC_MODE 0x49128 6197 #define _PIPE_B_CSC_PREOFF_HI 0x49130 6198 #define _PIPE_B_CSC_PREOFF_ME 0x49134 6199 #define _PIPE_B_CSC_PREOFF_LO 0x49138 6200 #define _PIPE_B_CSC_POSTOFF_HI 0x49140 6201 #define _PIPE_B_CSC_POSTOFF_ME 0x49144 6202 #define _PIPE_B_CSC_POSTOFF_LO 0x49148 6203 6204 #define PIPE_CSC_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RY_GY, _PIPE_B_CSC_COEFF_RY_GY) 6205 #define PIPE_CSC_COEFF_BY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BY, _PIPE_B_CSC_COEFF_BY) 6206 #define PIPE_CSC_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RU_GU, _PIPE_B_CSC_COEFF_RU_GU) 6207 #define PIPE_CSC_COEFF_BU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BU, _PIPE_B_CSC_COEFF_BU) 6208 #define PIPE_CSC_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RV_GV, _PIPE_B_CSC_COEFF_RV_GV) 6209 #define PIPE_CSC_COEFF_BV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BV, _PIPE_B_CSC_COEFF_BV) 6210 #define PIPE_CSC_MODE(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_MODE, _PIPE_B_CSC_MODE) 6211 #define PIPE_CSC_PREOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_HI, _PIPE_B_CSC_PREOFF_HI) 6212 #define PIPE_CSC_PREOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_ME, _PIPE_B_CSC_PREOFF_ME) 6213 #define PIPE_CSC_PREOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_LO, _PIPE_B_CSC_PREOFF_LO) 6214 #define PIPE_CSC_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_HI, _PIPE_B_CSC_POSTOFF_HI) 6215 #define PIPE_CSC_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_ME, _PIPE_B_CSC_POSTOFF_ME) 6216 #define PIPE_CSC_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_LO, _PIPE_B_CSC_POSTOFF_LO) 6217 6218 /* Pipe Output CSC */ 6219 #define _PIPE_A_OUTPUT_CSC_COEFF_RY_GY 0x49050 6220 #define _PIPE_A_OUTPUT_CSC_COEFF_BY 0x49054 6221 #define _PIPE_A_OUTPUT_CSC_COEFF_RU_GU 0x49058 6222 #define _PIPE_A_OUTPUT_CSC_COEFF_BU 0x4905c 6223 #define _PIPE_A_OUTPUT_CSC_COEFF_RV_GV 0x49060 6224 #define _PIPE_A_OUTPUT_CSC_COEFF_BV 0x49064 6225 #define _PIPE_A_OUTPUT_CSC_PREOFF_HI 0x49068 6226 #define _PIPE_A_OUTPUT_CSC_PREOFF_ME 0x4906c 6227 #define _PIPE_A_OUTPUT_CSC_PREOFF_LO 0x49070 6228 #define _PIPE_A_OUTPUT_CSC_POSTOFF_HI 0x49074 6229 #define _PIPE_A_OUTPUT_CSC_POSTOFF_ME 0x49078 6230 #define _PIPE_A_OUTPUT_CSC_POSTOFF_LO 0x4907c 6231 6232 #define _PIPE_B_OUTPUT_CSC_COEFF_RY_GY 0x49150 6233 #define _PIPE_B_OUTPUT_CSC_COEFF_BY 0x49154 6234 #define _PIPE_B_OUTPUT_CSC_COEFF_RU_GU 0x49158 6235 #define _PIPE_B_OUTPUT_CSC_COEFF_BU 0x4915c 6236 #define _PIPE_B_OUTPUT_CSC_COEFF_RV_GV 0x49160 6237 #define _PIPE_B_OUTPUT_CSC_COEFF_BV 0x49164 6238 #define _PIPE_B_OUTPUT_CSC_PREOFF_HI 0x49168 6239 #define _PIPE_B_OUTPUT_CSC_PREOFF_ME 0x4916c 6240 #define _PIPE_B_OUTPUT_CSC_PREOFF_LO 0x49170 6241 #define _PIPE_B_OUTPUT_CSC_POSTOFF_HI 0x49174 6242 #define _PIPE_B_OUTPUT_CSC_POSTOFF_ME 0x49178 6243 #define _PIPE_B_OUTPUT_CSC_POSTOFF_LO 0x4917c 6244 6245 #define PIPE_CSC_OUTPUT_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe,\ 6246 _PIPE_A_OUTPUT_CSC_COEFF_RY_GY,\ 6247 _PIPE_B_OUTPUT_CSC_COEFF_RY_GY) 6248 #define PIPE_CSC_OUTPUT_COEFF_BY(pipe) _MMIO_PIPE(pipe, \ 6249 _PIPE_A_OUTPUT_CSC_COEFF_BY, \ 6250 _PIPE_B_OUTPUT_CSC_COEFF_BY) 6251 #define PIPE_CSC_OUTPUT_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, \ 6252 _PIPE_A_OUTPUT_CSC_COEFF_RU_GU, \ 6253 _PIPE_B_OUTPUT_CSC_COEFF_RU_GU) 6254 #define PIPE_CSC_OUTPUT_COEFF_BU(pipe) _MMIO_PIPE(pipe, \ 6255 _PIPE_A_OUTPUT_CSC_COEFF_BU, \ 6256 _PIPE_B_OUTPUT_CSC_COEFF_BU) 6257 #define PIPE_CSC_OUTPUT_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, \ 6258 _PIPE_A_OUTPUT_CSC_COEFF_RV_GV, \ 6259 _PIPE_B_OUTPUT_CSC_COEFF_RV_GV) 6260 #define PIPE_CSC_OUTPUT_COEFF_BV(pipe) _MMIO_PIPE(pipe, \ 6261 _PIPE_A_OUTPUT_CSC_COEFF_BV, \ 6262 _PIPE_B_OUTPUT_CSC_COEFF_BV) 6263 #define PIPE_CSC_OUTPUT_PREOFF_HI(pipe) _MMIO_PIPE(pipe, \ 6264 _PIPE_A_OUTPUT_CSC_PREOFF_HI, \ 6265 _PIPE_B_OUTPUT_CSC_PREOFF_HI) 6266 #define PIPE_CSC_OUTPUT_PREOFF_ME(pipe) _MMIO_PIPE(pipe, \ 6267 _PIPE_A_OUTPUT_CSC_PREOFF_ME, \ 6268 _PIPE_B_OUTPUT_CSC_PREOFF_ME) 6269 #define PIPE_CSC_OUTPUT_PREOFF_LO(pipe) _MMIO_PIPE(pipe, \ 6270 _PIPE_A_OUTPUT_CSC_PREOFF_LO, \ 6271 _PIPE_B_OUTPUT_CSC_PREOFF_LO) 6272 #define PIPE_CSC_OUTPUT_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, \ 6273 _PIPE_A_OUTPUT_CSC_POSTOFF_HI, \ 6274 _PIPE_B_OUTPUT_CSC_POSTOFF_HI) 6275 #define PIPE_CSC_OUTPUT_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, \ 6276 _PIPE_A_OUTPUT_CSC_POSTOFF_ME, \ 6277 _PIPE_B_OUTPUT_CSC_POSTOFF_ME) 6278 #define PIPE_CSC_OUTPUT_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, \ 6279 _PIPE_A_OUTPUT_CSC_POSTOFF_LO, \ 6280 _PIPE_B_OUTPUT_CSC_POSTOFF_LO) 6281 6282 /* pipe degamma/gamma LUTs on IVB+ */ 6283 #define _PAL_PREC_INDEX_A 0x4A400 6284 #define _PAL_PREC_INDEX_B 0x4AC00 6285 #define _PAL_PREC_INDEX_C 0x4B400 6286 #define PAL_PREC_SPLIT_MODE REG_BIT(31) 6287 #define PAL_PREC_AUTO_INCREMENT REG_BIT(15) 6288 #define PAL_PREC_INDEX_VALUE_MASK REG_GENMASK(9, 0) 6289 #define PAL_PREC_INDEX_VALUE(x) REG_FIELD_PREP(PAL_PREC_INDEX_VALUE_MASK, (x)) 6290 #define _PAL_PREC_DATA_A 0x4A404 6291 #define _PAL_PREC_DATA_B 0x4AC04 6292 #define _PAL_PREC_DATA_C 0x4B404 6293 /* see PREC_PALETTE_* for the bits */ 6294 #define _PAL_PREC_GC_MAX_A 0x4A410 6295 #define _PAL_PREC_GC_MAX_B 0x4AC10 6296 #define _PAL_PREC_GC_MAX_C 0x4B410 6297 #define _PAL_PREC_EXT_GC_MAX_A 0x4A420 6298 #define _PAL_PREC_EXT_GC_MAX_B 0x4AC20 6299 #define _PAL_PREC_EXT_GC_MAX_C 0x4B420 6300 #define _PAL_PREC_EXT2_GC_MAX_A 0x4A430 6301 #define _PAL_PREC_EXT2_GC_MAX_B 0x4AC30 6302 #define _PAL_PREC_EXT2_GC_MAX_C 0x4B430 6303 6304 #define PREC_PAL_INDEX(pipe) _MMIO_PIPE(pipe, _PAL_PREC_INDEX_A, _PAL_PREC_INDEX_B) 6305 #define PREC_PAL_DATA(pipe) _MMIO_PIPE(pipe, _PAL_PREC_DATA_A, _PAL_PREC_DATA_B) 6306 #define PREC_PAL_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_GC_MAX_A, _PAL_PREC_GC_MAX_B) + (i) * 4) /* u1.16 */ 6307 #define PREC_PAL_EXT_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT_GC_MAX_A, _PAL_PREC_EXT_GC_MAX_B) + (i) * 4) /* u3.16 */ 6308 #define PREC_PAL_EXT2_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT2_GC_MAX_A, _PAL_PREC_EXT2_GC_MAX_B) + (i) * 4) /* glk+, u3.16 */ 6309 6310 #define _PRE_CSC_GAMC_INDEX_A 0x4A484 6311 #define _PRE_CSC_GAMC_INDEX_B 0x4AC84 6312 #define _PRE_CSC_GAMC_INDEX_C 0x4B484 6313 #define PRE_CSC_GAMC_AUTO_INCREMENT REG_BIT(10) 6314 #define PRE_CSC_GAMC_INDEX_VALUE_MASK REG_GENMASK(7, 0) 6315 #define PRE_CSC_GAMC_INDEX_VALUE(x) REG_FIELD_PREP(PRE_CSC_GAMC_INDEX_VALUE_MASK, (x)) 6316 #define _PRE_CSC_GAMC_DATA_A 0x4A488 6317 #define _PRE_CSC_GAMC_DATA_B 0x4AC88 6318 #define _PRE_CSC_GAMC_DATA_C 0x4B488 6319 6320 #define PRE_CSC_GAMC_INDEX(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_INDEX_A, _PRE_CSC_GAMC_INDEX_B) 6321 #define PRE_CSC_GAMC_DATA(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_DATA_A, _PRE_CSC_GAMC_DATA_B) 6322 6323 /* ICL Multi segmented gamma */ 6324 #define _PAL_PREC_MULTI_SEG_INDEX_A 0x4A408 6325 #define _PAL_PREC_MULTI_SEG_INDEX_B 0x4AC08 6326 #define PAL_PREC_MULTI_SEG_AUTO_INCREMENT REG_BIT(15) 6327 #define PAL_PREC_MULTI_SEG_INDEX_VALUE_MASK REG_GENMASK(4, 0) 6328 #define PAL_PREC_MULTI_SEG_INDEX_VALUE(x) REG_FIELD_PREP(PAL_PREC_MULTI_SEG_INDEX_VALUE_MASK, (x)) 6329 6330 #define _PAL_PREC_MULTI_SEG_DATA_A 0x4A40C 6331 #define _PAL_PREC_MULTI_SEG_DATA_B 0x4AC0C 6332 /* see PREC_PALETTE_12P4_* for the bits */ 6333 6334 #define PREC_PAL_MULTI_SEG_INDEX(pipe) _MMIO_PIPE(pipe, \ 6335 _PAL_PREC_MULTI_SEG_INDEX_A, \ 6336 _PAL_PREC_MULTI_SEG_INDEX_B) 6337 #define PREC_PAL_MULTI_SEG_DATA(pipe) _MMIO_PIPE(pipe, \ 6338 _PAL_PREC_MULTI_SEG_DATA_A, \ 6339 _PAL_PREC_MULTI_SEG_DATA_B) 6340 6341 #define _MMIO_PLANE_GAMC(plane, i, a, b) _MMIO(_PIPE(plane, a, b) + (i) * 4) 6342 6343 /* Plane CSC Registers */ 6344 #define _PLANE_CSC_RY_GY_1_A 0x70210 6345 #define _PLANE_CSC_RY_GY_2_A 0x70310 6346 6347 #define _PLANE_CSC_RY_GY_1_B 0x71210 6348 #define _PLANE_CSC_RY_GY_2_B 0x71310 6349 6350 #define _PLANE_CSC_RY_GY_1(pipe) _PIPE(pipe, _PLANE_CSC_RY_GY_1_A, \ 6351 _PLANE_CSC_RY_GY_1_B) 6352 #define _PLANE_CSC_RY_GY_2(pipe) _PIPE(pipe, _PLANE_CSC_RY_GY_2_A, \ 6353 _PLANE_CSC_RY_GY_2_B) 6354 #define PLANE_CSC_COEFF(pipe, plane, index) _MMIO_PLANE(plane, \ 6355 _PLANE_CSC_RY_GY_1(pipe) + (index) * 4, \ 6356 _PLANE_CSC_RY_GY_2(pipe) + (index) * 4) 6357 6358 #define _PLANE_CSC_PREOFF_HI_1_A 0x70228 6359 #define _PLANE_CSC_PREOFF_HI_2_A 0x70328 6360 6361 #define _PLANE_CSC_PREOFF_HI_1_B 0x71228 6362 #define _PLANE_CSC_PREOFF_HI_2_B 0x71328 6363 6364 #define _PLANE_CSC_PREOFF_HI_1(pipe) _PIPE(pipe, _PLANE_CSC_PREOFF_HI_1_A, \ 6365 _PLANE_CSC_PREOFF_HI_1_B) 6366 #define _PLANE_CSC_PREOFF_HI_2(pipe) _PIPE(pipe, _PLANE_CSC_PREOFF_HI_2_A, \ 6367 _PLANE_CSC_PREOFF_HI_2_B) 6368 #define PLANE_CSC_PREOFF(pipe, plane, index) _MMIO_PLANE(plane, _PLANE_CSC_PREOFF_HI_1(pipe) + \ 6369 (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \ 6370 (index) * 4) 6371 6372 #define _PLANE_CSC_POSTOFF_HI_1_A 0x70234 6373 #define _PLANE_CSC_POSTOFF_HI_2_A 0x70334 6374 6375 #define _PLANE_CSC_POSTOFF_HI_1_B 0x71234 6376 #define _PLANE_CSC_POSTOFF_HI_2_B 0x71334 6377 6378 #define _PLANE_CSC_POSTOFF_HI_1(pipe) _PIPE(pipe, _PLANE_CSC_POSTOFF_HI_1_A, \ 6379 _PLANE_CSC_POSTOFF_HI_1_B) 6380 #define _PLANE_CSC_POSTOFF_HI_2(pipe) _PIPE(pipe, _PLANE_CSC_POSTOFF_HI_2_A, \ 6381 _PLANE_CSC_POSTOFF_HI_2_B) 6382 #define PLANE_CSC_POSTOFF(pipe, plane, index) _MMIO_PLANE(plane, _PLANE_CSC_POSTOFF_HI_1(pipe) + \ 6383 (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \ 6384 (index) * 4) 6385 6386 /* pipe CSC & degamma/gamma LUTs on CHV */ 6387 #define _CGM_PIPE_A_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x67900) 6388 #define _CGM_PIPE_A_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x67904) 6389 #define _CGM_PIPE_A_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x67908) 6390 #define _CGM_PIPE_A_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6790C) 6391 #define _CGM_PIPE_A_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x67910) 6392 #define _CGM_PIPE_A_DEGAMMA (VLV_DISPLAY_BASE + 0x66000) 6393 /* cgm degamma ldw */ 6394 #define CGM_PIPE_DEGAMMA_GREEN_LDW_MASK REG_GENMASK(29, 16) 6395 #define CGM_PIPE_DEGAMMA_BLUE_LDW_MASK REG_GENMASK(13, 0) 6396 /* cgm degamma udw */ 6397 #define CGM_PIPE_DEGAMMA_RED_UDW_MASK REG_GENMASK(13, 0) 6398 #define _CGM_PIPE_A_GAMMA (VLV_DISPLAY_BASE + 0x67000) 6399 /* cgm gamma ldw */ 6400 #define CGM_PIPE_GAMMA_GREEN_LDW_MASK REG_GENMASK(25, 16) 6401 #define CGM_PIPE_GAMMA_BLUE_LDW_MASK REG_GENMASK(9, 0) 6402 /* cgm gamma udw */ 6403 #define CGM_PIPE_GAMMA_RED_UDW_MASK REG_GENMASK(9, 0) 6404 #define _CGM_PIPE_A_MODE (VLV_DISPLAY_BASE + 0x67A00) 6405 #define CGM_PIPE_MODE_GAMMA (1 << 2) 6406 #define CGM_PIPE_MODE_CSC (1 << 1) 6407 #define CGM_PIPE_MODE_DEGAMMA (1 << 0) 6408 6409 #define _CGM_PIPE_B_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x69900) 6410 #define _CGM_PIPE_B_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x69904) 6411 #define _CGM_PIPE_B_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x69908) 6412 #define _CGM_PIPE_B_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6990C) 6413 #define _CGM_PIPE_B_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x69910) 6414 #define _CGM_PIPE_B_DEGAMMA (VLV_DISPLAY_BASE + 0x68000) 6415 #define _CGM_PIPE_B_GAMMA (VLV_DISPLAY_BASE + 0x69000) 6416 #define _CGM_PIPE_B_MODE (VLV_DISPLAY_BASE + 0x69A00) 6417 6418 #define CGM_PIPE_CSC_COEFF01(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF01, _CGM_PIPE_B_CSC_COEFF01) 6419 #define CGM_PIPE_CSC_COEFF23(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF23, _CGM_PIPE_B_CSC_COEFF23) 6420 #define CGM_PIPE_CSC_COEFF45(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF45, _CGM_PIPE_B_CSC_COEFF45) 6421 #define CGM_PIPE_CSC_COEFF67(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF67, _CGM_PIPE_B_CSC_COEFF67) 6422 #define CGM_PIPE_CSC_COEFF8(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF8, _CGM_PIPE_B_CSC_COEFF8) 6423 #define CGM_PIPE_DEGAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_DEGAMMA, _CGM_PIPE_B_DEGAMMA) + (i) * 8 + (w) * 4) 6424 #define CGM_PIPE_GAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_GAMMA, _CGM_PIPE_B_GAMMA) + (i) * 8 + (w) * 4) 6425 #define CGM_PIPE_MODE(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_MODE, _CGM_PIPE_B_MODE) 6426 6427 /* Gen4+ Timestamp and Pipe Frame time stamp registers */ 6428 #define GEN4_TIMESTAMP _MMIO(0x2358) 6429 #define ILK_TIMESTAMP_HI _MMIO(0x70070) 6430 #define IVB_TIMESTAMP_CTR _MMIO(0x44070) 6431 6432 #define GEN9_TIMESTAMP_OVERRIDE _MMIO(0x44074) 6433 #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_SHIFT 0 6434 #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_MASK 0x3ff 6435 #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_SHIFT 12 6436 #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_MASK (0xf << 12) 6437 6438 /* g4x+, except vlv/chv! */ 6439 #define _PIPE_FRMTMSTMP_A 0x70048 6440 #define _PIPE_FRMTMSTMP_B 0x71048 6441 #define PIPE_FRMTMSTMP(pipe) \ 6442 _MMIO_PIPE(pipe, _PIPE_FRMTMSTMP_A, _PIPE_FRMTMSTMP_B) 6443 6444 /* g4x+, except vlv/chv! */ 6445 #define _PIPE_FLIPTMSTMP_A 0x7004C 6446 #define _PIPE_FLIPTMSTMP_B 0x7104C 6447 #define PIPE_FLIPTMSTMP(pipe) \ 6448 _MMIO_PIPE(pipe, _PIPE_FLIPTMSTMP_A, _PIPE_FLIPTMSTMP_B) 6449 6450 /* tgl+ */ 6451 #define _PIPE_FLIPDONETMSTMP_A 0x70054 6452 #define _PIPE_FLIPDONETMSTMP_B 0x71054 6453 #define PIPE_FLIPDONETIMSTMP(pipe) \ 6454 _MMIO_PIPE(pipe, _PIPE_FLIPDONETMSTMP_A, _PIPE_FLIPDONETMSTMP_B) 6455 6456 #define _VLV_PIPE_MSA_MISC_A 0x70048 6457 #define VLV_PIPE_MSA_MISC(pipe) \ 6458 _MMIO_PIPE2(pipe, _VLV_PIPE_MSA_MISC_A) 6459 #define VLV_MSA_MISC1_HW_ENABLE REG_BIT(31) 6460 #define VLV_MSA_MISC1_SW_S3D_MASK REG_GENMASK(2, 0) /* MSA MISC1 3:1 */ 6461 6462 #define GGC _MMIO(0x108040) 6463 #define GMS_MASK REG_GENMASK(15, 8) 6464 #define GGMS_MASK REG_GENMASK(7, 6) 6465 6466 #define GEN12_GSMBASE _MMIO(0x108100) 6467 #define GEN12_DSMBASE _MMIO(0x1080C0) 6468 #define GEN12_BDSM_MASK REG_GENMASK64(63, 20) 6469 6470 #define XEHP_CLOCK_GATE_DIS _MMIO(0x101014) 6471 #define SGSI_SIDECLK_DIS REG_BIT(17) 6472 #define SGGI_DIS REG_BIT(15) 6473 #define SGR_DIS REG_BIT(13) 6474 6475 #define _ICL_PHY_MISC_A 0x64C00 6476 #define _ICL_PHY_MISC_B 0x64C04 6477 #define _DG2_PHY_MISC_TC1 0x64C14 /* TC1="PHY E" but offset as if "PHY F" */ 6478 #define ICL_PHY_MISC(port) _MMIO_PORT(port, _ICL_PHY_MISC_A, _ICL_PHY_MISC_B) 6479 #define DG2_PHY_MISC(port) ((port) == PHY_E ? _MMIO(_DG2_PHY_MISC_TC1) : \ 6480 ICL_PHY_MISC(port)) 6481 #define ICL_PHY_MISC_MUX_DDID (1 << 28) 6482 #define ICL_PHY_MISC_DE_IO_COMP_PWR_DOWN (1 << 23) 6483 #define DG2_PHY_DP_TX_ACK_MASK REG_GENMASK(23, 20) 6484 6485 #define PORT_TX_DFLEXDPSP(fia) _MMIO_FIA((fia), 0x008A0) 6486 #define MODULAR_FIA_MASK (1 << 4) 6487 #define TC_LIVE_STATE_TBT(idx) (1 << ((idx) * 8 + 6)) 6488 #define TC_LIVE_STATE_TC(idx) (1 << ((idx) * 8 + 5)) 6489 #define DP_LANE_ASSIGNMENT_SHIFT(idx) ((idx) * 8) 6490 #define DP_LANE_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 8)) 6491 #define DP_LANE_ASSIGNMENT(idx, x) ((x) << ((idx) * 8)) 6492 6493 #define PORT_TX_DFLEXDPPMS(fia) _MMIO_FIA((fia), 0x00890) 6494 #define DP_PHY_MODE_STATUS_COMPLETED(idx) (1 << (idx)) 6495 6496 #define PORT_TX_DFLEXDPCSSS(fia) _MMIO_FIA((fia), 0x00894) 6497 #define DP_PHY_MODE_STATUS_NOT_SAFE(idx) (1 << (idx)) 6498 6499 #define PORT_TX_DFLEXPA1(fia) _MMIO_FIA((fia), 0x00880) 6500 #define DP_PIN_ASSIGNMENT_SHIFT(idx) ((idx) * 4) 6501 #define DP_PIN_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 4)) 6502 #define DP_PIN_ASSIGNMENT(idx, x) ((x) << ((idx) * 4)) 6503 6504 #define _TCSS_DDI_STATUS_1 0x161500 6505 #define _TCSS_DDI_STATUS_2 0x161504 6506 #define TCSS_DDI_STATUS(tc) _MMIO(_PICK_EVEN(tc, \ 6507 _TCSS_DDI_STATUS_1, \ 6508 _TCSS_DDI_STATUS_2)) 6509 #define TCSS_DDI_STATUS_READY REG_BIT(2) 6510 #define TCSS_DDI_STATUS_HPD_LIVE_STATUS_TBT REG_BIT(1) 6511 #define TCSS_DDI_STATUS_HPD_LIVE_STATUS_ALT REG_BIT(0) 6512 6513 #define PRIMARY_SPI_TRIGGER _MMIO(0x102040) 6514 #define PRIMARY_SPI_ADDRESS _MMIO(0x102080) 6515 #define PRIMARY_SPI_REGIONID _MMIO(0x102084) 6516 #define SPI_STATIC_REGIONS _MMIO(0x102090) 6517 #define OPTIONROM_SPI_REGIONID_MASK REG_GENMASK(7, 0) 6518 #define OROM_OFFSET _MMIO(0x1020c0) 6519 #define OROM_OFFSET_MASK REG_GENMASK(20, 16) 6520 6521 #define CLKREQ_POLICY _MMIO(0x101038) 6522 #define CLKREQ_POLICY_MEM_UP_OVRD REG_BIT(1) 6523 6524 #define CLKGATE_DIS_MISC _MMIO(0x46534) 6525 #define CLKGATE_DIS_MISC_DMASC_GATING_DIS REG_BIT(21) 6526 6527 #define _MTL_CLKGATE_DIS_TRANS_A 0x604E8 6528 #define _MTL_CLKGATE_DIS_TRANS_B 0x614E8 6529 #define MTL_CLKGATE_DIS_TRANS(trans) _MMIO_TRANS2(trans, _MTL_CLKGATE_DIS_TRANS_A) 6530 #define MTL_CLKGATE_DIS_TRANS_DMASC_GATING_DIS REG_BIT(7) 6531 6532 #define MTL_MEM_SS_INFO_GLOBAL _MMIO(0x45700) 6533 #define MTL_N_OF_ENABLED_QGV_POINTS_MASK REG_GENMASK(11, 8) 6534 #define MTL_N_OF_POPULATED_CH_MASK REG_GENMASK(7, 4) 6535 #define MTL_DDR_TYPE_MASK REG_GENMASK(3, 0) 6536 6537 #define MTL_MEM_SS_INFO_QGV_POINT_OFFSET 0x45710 6538 #define MTL_MEM_SS_INFO_QGV_POINT_LOW(point) _MMIO(MTL_MEM_SS_INFO_QGV_POINT_OFFSET + (point) * 8) 6539 #define MTL_TRCD_MASK REG_GENMASK(31, 24) 6540 #define MTL_TRP_MASK REG_GENMASK(23, 16) 6541 #define MTL_DCLK_MASK REG_GENMASK(15, 0) 6542 6543 #define MTL_MEM_SS_INFO_QGV_POINT_HIGH(point) _MMIO(MTL_MEM_SS_INFO_QGV_POINT_OFFSET + (point) * 8 + 4) 6544 #define MTL_TRAS_MASK REG_GENMASK(16, 8) 6545 #define MTL_TRDPRE_MASK REG_GENMASK(7, 0) 6546 6547 #define MTL_MEDIA_GSI_BASE 0x380000 6548 6549 #endif /* _I915_REG_H_ */ 6550