1 /* 2 * Copyright (c) 2006 Intel Corporation 3 * 4 * This program is free software; you can redistribute it and/or modify it 5 * under the terms and conditions of the GNU General Public License, 6 * version 2, as published by the Free Software Foundation. 7 * 8 * This program is distributed in the hope it will be useful, but WITHOUT 9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or 10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for 11 * more details. 12 * 13 * You should have received a copy of the GNU General Public License along with 14 * this program; if not, write to the Free Software Foundation, Inc., 15 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. 16 * 17 * Authors: 18 * Eric Anholt <eric@anholt.net> 19 * 20 */ 21 22 #ifndef _INTEL_BIOS_H_ 23 #define _INTEL_BIOS_H_ 24 25 struct drm_device; 26 27 struct vbt_header { 28 u8 signature[20]; /**< Always starts with 'VBT$' */ 29 u16 version; /**< decimal */ 30 u16 header_size; /**< in bytes */ 31 u16 vbt_size; /**< in bytes */ 32 u8 vbt_checksum; 33 u8 reserved0; 34 u32 bdb_offset; /**< from beginning of VBT */ 35 u32 aim_offset[4]; /**< from beginning of VBT */ 36 } __packed; 37 38 39 struct bdb_header { 40 u8 signature[16]; /**< Always 'BIOS_DATA_BLOCK' */ 41 u16 version; /**< decimal */ 42 u16 header_size; /**< in bytes */ 43 u16 bdb_size; /**< in bytes */ 44 }; 45 46 /* strictly speaking, this is a "skip" block, but it has interesting info */ 47 struct vbios_data { 48 u8 type; /* 0 == desktop, 1 == mobile */ 49 u8 relstage; 50 u8 chipset; 51 u8 lvds_present:1; 52 u8 tv_present:1; 53 u8 rsvd2:6; /* finish byte */ 54 u8 rsvd3[4]; 55 u8 signon[155]; 56 u8 copyright[61]; 57 u16 code_segment; 58 u8 dos_boot_mode; 59 u8 bandwidth_percent; 60 u8 rsvd4; /* popup memory size */ 61 u8 resize_pci_bios; 62 u8 rsvd5; /* is crt already on ddc2 */ 63 } __packed; 64 65 /* 66 * There are several types of BIOS data blocks (BDBs), each block has 67 * an ID and size in the first 3 bytes (ID in first, size in next 2). 68 * Known types are listed below. 69 */ 70 #define BDB_GENERAL_FEATURES 1 71 #define BDB_GENERAL_DEFINITIONS 2 72 #define BDB_OLD_TOGGLE_LIST 3 73 #define BDB_MODE_SUPPORT_LIST 4 74 #define BDB_GENERIC_MODE_TABLE 5 75 #define BDB_EXT_MMIO_REGS 6 76 #define BDB_SWF_IO 7 77 #define BDB_SWF_MMIO 8 78 #define BDB_DOT_CLOCK_TABLE 9 79 #define BDB_MODE_REMOVAL_TABLE 10 80 #define BDB_CHILD_DEVICE_TABLE 11 81 #define BDB_DRIVER_FEATURES 12 82 #define BDB_DRIVER_PERSISTENCE 13 83 #define BDB_EXT_TABLE_PTRS 14 84 #define BDB_DOT_CLOCK_OVERRIDE 15 85 #define BDB_DISPLAY_SELECT 16 86 /* 17 rsvd */ 87 #define BDB_DRIVER_ROTATION 18 88 #define BDB_DISPLAY_REMOVE 19 89 #define BDB_OEM_CUSTOM 20 90 #define BDB_EFP_LIST 21 /* workarounds for VGA hsync/vsync */ 91 #define BDB_SDVO_LVDS_OPTIONS 22 92 #define BDB_SDVO_PANEL_DTDS 23 93 #define BDB_SDVO_LVDS_PNP_IDS 24 94 #define BDB_SDVO_LVDS_POWER_SEQ 25 95 #define BDB_TV_OPTIONS 26 96 #define BDB_EDP 27 97 #define BDB_LVDS_OPTIONS 40 98 #define BDB_LVDS_LFP_DATA_PTRS 41 99 #define BDB_LVDS_LFP_DATA 42 100 #define BDB_LVDS_BACKLIGHT 43 101 #define BDB_LVDS_POWER 44 102 #define BDB_SKIP 254 /* VBIOS private block, ignore */ 103 104 struct bdb_general_features { 105 /* bits 1 */ 106 u8 panel_fitting:2; 107 u8 flexaim:1; 108 u8 msg_enable:1; 109 u8 clear_screen:3; 110 u8 color_flip:1; 111 112 /* bits 2 */ 113 u8 download_ext_vbt:1; 114 u8 enable_ssc:1; 115 u8 ssc_freq:1; 116 u8 enable_lfp_on_override:1; 117 u8 disable_ssc_ddt:1; 118 u8 rsvd8:3; /* finish byte */ 119 120 /* bits 3 */ 121 u8 disable_smooth_vision:1; 122 u8 single_dvi:1; 123 u8 rsvd9:6; /* finish byte */ 124 125 /* bits 4 */ 126 u8 legacy_monitor_detect; 127 128 /* bits 5 */ 129 u8 int_crt_support:1; 130 u8 int_tv_support:1; 131 u8 int_efp_support:1; 132 u8 dp_ssc_enb:1; /* PCH attached eDP supports SSC */ 133 u8 dp_ssc_freq:1; /* SSC freq for PCH attached eDP */ 134 u8 rsvd11:3; /* finish byte */ 135 } __packed; 136 137 /* pre-915 */ 138 #define GPIO_PIN_DVI_LVDS 0x03 /* "DVI/LVDS DDC GPIO pins" */ 139 #define GPIO_PIN_ADD_I2C 0x05 /* "ADDCARD I2C GPIO pins" */ 140 #define GPIO_PIN_ADD_DDC 0x04 /* "ADDCARD DDC GPIO pins" */ 141 #define GPIO_PIN_ADD_DDC_I2C 0x06 /* "ADDCARD DDC/I2C GPIO pins" */ 142 143 /* Pre 915 */ 144 #define DEVICE_TYPE_NONE 0x00 145 #define DEVICE_TYPE_CRT 0x01 146 #define DEVICE_TYPE_TV 0x09 147 #define DEVICE_TYPE_EFP 0x12 148 #define DEVICE_TYPE_LFP 0x22 149 /* On 915+ */ 150 #define DEVICE_TYPE_CRT_DPMS 0x6001 151 #define DEVICE_TYPE_CRT_DPMS_HOTPLUG 0x4001 152 #define DEVICE_TYPE_TV_COMPOSITE 0x0209 153 #define DEVICE_TYPE_TV_MACROVISION 0x0289 154 #define DEVICE_TYPE_TV_RF_COMPOSITE 0x020c 155 #define DEVICE_TYPE_TV_SVIDEO_COMPOSITE 0x0609 156 #define DEVICE_TYPE_TV_SCART 0x0209 157 #define DEVICE_TYPE_TV_CODEC_HOTPLUG_PWR 0x6009 158 #define DEVICE_TYPE_EFP_HOTPLUG_PWR 0x6012 159 #define DEVICE_TYPE_EFP_DVI_HOTPLUG_PWR 0x6052 160 #define DEVICE_TYPE_EFP_DVI_I 0x6053 161 #define DEVICE_TYPE_EFP_DVI_D_DUAL 0x6152 162 #define DEVICE_TYPE_EFP_DVI_D_HDCP 0x60d2 163 #define DEVICE_TYPE_OPENLDI_HOTPLUG_PWR 0x6062 164 #define DEVICE_TYPE_OPENLDI_DUALPIX 0x6162 165 #define DEVICE_TYPE_LFP_PANELLINK 0x5012 166 #define DEVICE_TYPE_LFP_CMOS_PWR 0x5042 167 #define DEVICE_TYPE_LFP_LVDS_PWR 0x5062 168 #define DEVICE_TYPE_LFP_LVDS_DUAL 0x5162 169 #define DEVICE_TYPE_LFP_LVDS_DUAL_HDCP 0x51e2 170 171 #define DEVICE_CFG_NONE 0x00 172 #define DEVICE_CFG_12BIT_DVOB 0x01 173 #define DEVICE_CFG_12BIT_DVOC 0x02 174 #define DEVICE_CFG_24BIT_DVOBC 0x09 175 #define DEVICE_CFG_24BIT_DVOCB 0x0a 176 #define DEVICE_CFG_DUAL_DVOB 0x11 177 #define DEVICE_CFG_DUAL_DVOC 0x12 178 #define DEVICE_CFG_DUAL_DVOBC 0x13 179 #define DEVICE_CFG_DUAL_LINK_DVOBC 0x19 180 #define DEVICE_CFG_DUAL_LINK_DVOCB 0x1a 181 182 #define DEVICE_WIRE_NONE 0x00 183 #define DEVICE_WIRE_DVOB 0x01 184 #define DEVICE_WIRE_DVOC 0x02 185 #define DEVICE_WIRE_DVOBC 0x03 186 #define DEVICE_WIRE_DVOBB 0x05 187 #define DEVICE_WIRE_DVOCC 0x06 188 #define DEVICE_WIRE_DVOB_MASTER 0x0d 189 #define DEVICE_WIRE_DVOC_MASTER 0x0e 190 191 #define DEVICE_PORT_DVOA 0x00 /* none on 845+ */ 192 #define DEVICE_PORT_DVOB 0x01 193 #define DEVICE_PORT_DVOC 0x02 194 195 struct child_device_config { 196 u16 handle; 197 u16 device_type; 198 u8 device_id[10]; /* ascii string */ 199 u16 addin_offset; 200 u8 dvo_port; /* See Device_PORT_* above */ 201 u8 i2c_pin; 202 u8 slave_addr; 203 u8 ddc_pin; 204 u16 edid_ptr; 205 u8 dvo_cfg; /* See DEVICE_CFG_* above */ 206 u8 dvo2_port; 207 u8 i2c2_pin; 208 u8 slave2_addr; 209 u8 ddc2_pin; 210 u8 capabilities; 211 u8 dvo_wiring;/* See DEVICE_WIRE_* above */ 212 u8 dvo2_wiring; 213 u16 extended_type; 214 u8 dvo_function; 215 } __packed; 216 217 218 struct bdb_general_definitions { 219 /* DDC GPIO */ 220 u8 crt_ddc_gmbus_pin; 221 222 /* DPMS bits */ 223 u8 dpms_acpi:1; 224 u8 skip_boot_crt_detect:1; 225 u8 dpms_aim:1; 226 u8 rsvd1:5; /* finish byte */ 227 228 /* boot device bits */ 229 u8 boot_display[2]; 230 u8 child_dev_size; 231 232 /* 233 * Device info: 234 * If TV is present, it'll be at devices[0]. 235 * LVDS will be next, either devices[0] or [1], if present. 236 * On some platforms the number of device is 6. But could be as few as 237 * 4 if both TV and LVDS are missing. 238 * And the device num is related with the size of general definition 239 * block. It is obtained by using the following formula: 240 * number = (block_size - sizeof(bdb_general_definitions))/ 241 * sizeof(child_device_config); 242 */ 243 struct child_device_config devices[0]; 244 }; 245 246 struct bdb_lvds_options { 247 u8 panel_type; 248 u8 rsvd1; 249 /* LVDS capabilities, stored in a dword */ 250 u8 pfit_mode:2; 251 u8 pfit_text_mode_enhanced:1; 252 u8 pfit_gfx_mode_enhanced:1; 253 u8 pfit_ratio_auto:1; 254 u8 pixel_dither:1; 255 u8 lvds_edid:1; 256 u8 rsvd2:1; 257 u8 rsvd4; 258 } __packed; 259 260 struct bdb_lvds_backlight { 261 u8 type:2; 262 u8 pol:1; 263 u8 gpio:3; 264 u8 gmbus:2; 265 u16 freq; 266 u8 minbrightness; 267 u8 i2caddr; 268 u8 brightnesscmd; 269 /*FIXME: more...*/ 270 } __packed; 271 272 /* LFP pointer table contains entries to the struct below */ 273 struct bdb_lvds_lfp_data_ptr { 274 u16 fp_timing_offset; /* offsets are from start of bdb */ 275 u8 fp_table_size; 276 u16 dvo_timing_offset; 277 u8 dvo_table_size; 278 u16 panel_pnp_id_offset; 279 u8 pnp_table_size; 280 } __packed; 281 282 struct bdb_lvds_lfp_data_ptrs { 283 u8 lvds_entries; /* followed by one or more lvds_data_ptr structs */ 284 struct bdb_lvds_lfp_data_ptr ptr[16]; 285 } __packed; 286 287 /* LFP data has 3 blocks per entry */ 288 struct lvds_fp_timing { 289 u16 x_res; 290 u16 y_res; 291 u32 lvds_reg; 292 u32 lvds_reg_val; 293 u32 pp_on_reg; 294 u32 pp_on_reg_val; 295 u32 pp_off_reg; 296 u32 pp_off_reg_val; 297 u32 pp_cycle_reg; 298 u32 pp_cycle_reg_val; 299 u32 pfit_reg; 300 u32 pfit_reg_val; 301 u16 terminator; 302 } __packed; 303 304 struct lvds_dvo_timing { 305 u16 clock; /**< In 10khz */ 306 u8 hactive_lo; 307 u8 hblank_lo; 308 u8 hblank_hi:4; 309 u8 hactive_hi:4; 310 u8 vactive_lo; 311 u8 vblank_lo; 312 u8 vblank_hi:4; 313 u8 vactive_hi:4; 314 u8 hsync_off_lo; 315 u8 hsync_pulse_width; 316 u8 vsync_pulse_width:4; 317 u8 vsync_off:4; 318 u8 rsvd0:6; 319 u8 hsync_off_hi:2; 320 u8 h_image; 321 u8 v_image; 322 u8 max_hv; 323 u8 h_border; 324 u8 v_border; 325 u8 rsvd1:3; 326 u8 digital:2; 327 u8 vsync_positive:1; 328 u8 hsync_positive:1; 329 u8 rsvd2:1; 330 } __packed; 331 332 struct lvds_pnp_id { 333 u16 mfg_name; 334 u16 product_code; 335 u32 serial; 336 u8 mfg_week; 337 u8 mfg_year; 338 } __packed; 339 340 struct bdb_lvds_lfp_data_entry { 341 struct lvds_fp_timing fp_timing; 342 struct lvds_dvo_timing dvo_timing; 343 struct lvds_pnp_id pnp_id; 344 } __packed; 345 346 struct bdb_lvds_lfp_data { 347 struct bdb_lvds_lfp_data_entry data[16]; 348 } __packed; 349 350 struct aimdb_header { 351 char signature[16]; 352 char oem_device[20]; 353 u16 aimdb_version; 354 u16 aimdb_header_size; 355 u16 aimdb_size; 356 } __packed; 357 358 struct aimdb_block { 359 u8 aimdb_id; 360 u16 aimdb_size; 361 } __packed; 362 363 struct vch_panel_data { 364 u16 fp_timing_offset; 365 u8 fp_timing_size; 366 u16 dvo_timing_offset; 367 u8 dvo_timing_size; 368 u16 text_fitting_offset; 369 u8 text_fitting_size; 370 u16 graphics_fitting_offset; 371 u8 graphics_fitting_size; 372 } __packed; 373 374 struct vch_bdb_22 { 375 struct aimdb_block aimdb_block; 376 struct vch_panel_data panels[16]; 377 } __packed; 378 379 struct bdb_sdvo_lvds_options { 380 u8 panel_backlight; 381 u8 h40_set_panel_type; 382 u8 panel_type; 383 u8 ssc_clk_freq; 384 u16 als_low_trip; 385 u16 als_high_trip; 386 u8 sclalarcoeff_tab_row_num; 387 u8 sclalarcoeff_tab_row_size; 388 u8 coefficient[8]; 389 u8 panel_misc_bits_1; 390 u8 panel_misc_bits_2; 391 u8 panel_misc_bits_3; 392 u8 panel_misc_bits_4; 393 } __packed; 394 395 #define BDB_DRIVER_FEATURE_NO_LVDS 0 396 #define BDB_DRIVER_FEATURE_INT_LVDS 1 397 #define BDB_DRIVER_FEATURE_SDVO_LVDS 2 398 #define BDB_DRIVER_FEATURE_EDP 3 399 400 struct bdb_driver_features { 401 u8 boot_dev_algorithm:1; 402 u8 block_display_switch:1; 403 u8 allow_display_switch:1; 404 u8 hotplug_dvo:1; 405 u8 dual_view_zoom:1; 406 u8 int15h_hook:1; 407 u8 sprite_in_clone:1; 408 u8 primary_lfp_id:1; 409 410 u16 boot_mode_x; 411 u16 boot_mode_y; 412 u8 boot_mode_bpp; 413 u8 boot_mode_refresh; 414 415 u16 enable_lfp_primary:1; 416 u16 selective_mode_pruning:1; 417 u16 dual_frequency:1; 418 u16 render_clock_freq:1; /* 0: high freq; 1: low freq */ 419 u16 nt_clone_support:1; 420 u16 power_scheme_ui:1; /* 0: CUI; 1: 3rd party */ 421 u16 sprite_display_assign:1; /* 0: secondary; 1: primary */ 422 u16 cui_aspect_scaling:1; 423 u16 preserve_aspect_ratio:1; 424 u16 sdvo_device_power_down:1; 425 u16 crt_hotplug:1; 426 u16 lvds_config:2; 427 u16 tv_hotplug:1; 428 u16 hdmi_config:2; 429 430 u8 static_display:1; 431 u8 reserved2:7; 432 u16 legacy_crt_max_x; 433 u16 legacy_crt_max_y; 434 u8 legacy_crt_max_refresh; 435 436 u8 hdmi_termination; 437 u8 custom_vbt_version; 438 } __packed; 439 440 #define EDP_18BPP 0 441 #define EDP_24BPP 1 442 #define EDP_30BPP 2 443 #define EDP_RATE_1_62 0 444 #define EDP_RATE_2_7 1 445 #define EDP_LANE_1 0 446 #define EDP_LANE_2 1 447 #define EDP_LANE_4 3 448 #define EDP_PREEMPHASIS_NONE 0 449 #define EDP_PREEMPHASIS_3_5dB 1 450 #define EDP_PREEMPHASIS_6dB 2 451 #define EDP_PREEMPHASIS_9_5dB 3 452 #define EDP_VSWING_0_4V 0 453 #define EDP_VSWING_0_6V 1 454 #define EDP_VSWING_0_8V 2 455 #define EDP_VSWING_1_2V 3 456 457 struct edp_power_seq { 458 u16 t1_t3; 459 u16 t8; 460 u16 t9; 461 u16 t10; 462 u16 t11_t12; 463 } __attribute__ ((packed)); 464 465 struct edp_link_params { 466 u8 rate:4; 467 u8 lanes:4; 468 u8 preemphasis:4; 469 u8 vswing:4; 470 } __attribute__ ((packed)); 471 472 struct bdb_edp { 473 struct edp_power_seq power_seqs[16]; 474 u32 color_depth; 475 u32 sdrrs_msa_timing_delay; 476 struct edp_link_params link_params[16]; 477 } __attribute__ ((packed)); 478 479 extern int psb_intel_init_bios(struct drm_device *dev); 480 extern void psb_intel_destroy_bios(struct drm_device *dev); 481 482 /* 483 * Driver<->VBIOS interaction occurs through scratch bits in 484 * GR18 & SWF*. 485 */ 486 487 /* GR18 bits are set on display switch and hotkey events */ 488 #define GR18_DRIVER_SWITCH_EN (1<<7) /* 0: VBIOS control, 1: driver control */ 489 #define GR18_HOTKEY_MASK 0x78 /* See also SWF4 15:0 */ 490 #define GR18_HK_NONE (0x0<<3) 491 #define GR18_HK_LFP_STRETCH (0x1<<3) 492 #define GR18_HK_TOGGLE_DISP (0x2<<3) 493 #define GR18_HK_DISP_SWITCH (0x4<<3) /* see SWF14 15:0 for what to enable */ 494 #define GR18_HK_POPUP_DISABLED (0x6<<3) 495 #define GR18_HK_POPUP_ENABLED (0x7<<3) 496 #define GR18_HK_PFIT (0x8<<3) 497 #define GR18_HK_APM_CHANGE (0xa<<3) 498 #define GR18_HK_MULTIPLE (0xc<<3) 499 #define GR18_USER_INT_EN (1<<2) 500 #define GR18_A0000_FLUSH_EN (1<<1) 501 #define GR18_SMM_EN (1<<0) 502 503 /* Set by driver, cleared by VBIOS */ 504 #define SWF00_YRES_SHIFT 16 505 #define SWF00_XRES_SHIFT 0 506 #define SWF00_RES_MASK 0xffff 507 508 /* Set by VBIOS at boot time and driver at runtime */ 509 #define SWF01_TV2_FORMAT_SHIFT 8 510 #define SWF01_TV1_FORMAT_SHIFT 0 511 #define SWF01_TV_FORMAT_MASK 0xffff 512 513 #define SWF10_VBIOS_BLC_I2C_EN (1<<29) 514 #define SWF10_GTT_OVERRIDE_EN (1<<28) 515 #define SWF10_LFP_DPMS_OVR (1<<27) /* override DPMS on display switch */ 516 #define SWF10_ACTIVE_TOGGLE_LIST_MASK (7<<24) 517 #define SWF10_OLD_TOGGLE 0x0 518 #define SWF10_TOGGLE_LIST_1 0x1 519 #define SWF10_TOGGLE_LIST_2 0x2 520 #define SWF10_TOGGLE_LIST_3 0x3 521 #define SWF10_TOGGLE_LIST_4 0x4 522 #define SWF10_PANNING_EN (1<<23) 523 #define SWF10_DRIVER_LOADED (1<<22) 524 #define SWF10_EXTENDED_DESKTOP (1<<21) 525 #define SWF10_EXCLUSIVE_MODE (1<<20) 526 #define SWF10_OVERLAY_EN (1<<19) 527 #define SWF10_PLANEB_HOLDOFF (1<<18) 528 #define SWF10_PLANEA_HOLDOFF (1<<17) 529 #define SWF10_VGA_HOLDOFF (1<<16) 530 #define SWF10_ACTIVE_DISP_MASK 0xffff 531 #define SWF10_PIPEB_LFP2 (1<<15) 532 #define SWF10_PIPEB_EFP2 (1<<14) 533 #define SWF10_PIPEB_TV2 (1<<13) 534 #define SWF10_PIPEB_CRT2 (1<<12) 535 #define SWF10_PIPEB_LFP (1<<11) 536 #define SWF10_PIPEB_EFP (1<<10) 537 #define SWF10_PIPEB_TV (1<<9) 538 #define SWF10_PIPEB_CRT (1<<8) 539 #define SWF10_PIPEA_LFP2 (1<<7) 540 #define SWF10_PIPEA_EFP2 (1<<6) 541 #define SWF10_PIPEA_TV2 (1<<5) 542 #define SWF10_PIPEA_CRT2 (1<<4) 543 #define SWF10_PIPEA_LFP (1<<3) 544 #define SWF10_PIPEA_EFP (1<<2) 545 #define SWF10_PIPEA_TV (1<<1) 546 #define SWF10_PIPEA_CRT (1<<0) 547 548 #define SWF11_MEMORY_SIZE_SHIFT 16 549 #define SWF11_SV_TEST_EN (1<<15) 550 #define SWF11_IS_AGP (1<<14) 551 #define SWF11_DISPLAY_HOLDOFF (1<<13) 552 #define SWF11_DPMS_REDUCED (1<<12) 553 #define SWF11_IS_VBE_MODE (1<<11) 554 #define SWF11_PIPEB_ACCESS (1<<10) /* 0 here means pipe a */ 555 #define SWF11_DPMS_MASK 0x07 556 #define SWF11_DPMS_OFF (1<<2) 557 #define SWF11_DPMS_SUSPEND (1<<1) 558 #define SWF11_DPMS_STANDBY (1<<0) 559 #define SWF11_DPMS_ON 0 560 561 #define SWF14_GFX_PFIT_EN (1<<31) 562 #define SWF14_TEXT_PFIT_EN (1<<30) 563 #define SWF14_LID_STATUS_CLOSED (1<<29) /* 0 here means open */ 564 #define SWF14_POPUP_EN (1<<28) 565 #define SWF14_DISPLAY_HOLDOFF (1<<27) 566 #define SWF14_DISP_DETECT_EN (1<<26) 567 #define SWF14_DOCKING_STATUS_DOCKED (1<<25) /* 0 here means undocked */ 568 #define SWF14_DRIVER_STATUS (1<<24) 569 #define SWF14_OS_TYPE_WIN9X (1<<23) 570 #define SWF14_OS_TYPE_WINNT (1<<22) 571 /* 21:19 rsvd */ 572 #define SWF14_PM_TYPE_MASK 0x00070000 573 #define SWF14_PM_ACPI_VIDEO (0x4 << 16) 574 #define SWF14_PM_ACPI (0x3 << 16) 575 #define SWF14_PM_APM_12 (0x2 << 16) 576 #define SWF14_PM_APM_11 (0x1 << 16) 577 #define SWF14_HK_REQUEST_MASK 0x0000ffff /* see GR18 6:3 for event type */ 578 /* if GR18 indicates a display switch */ 579 #define SWF14_DS_PIPEB_LFP2_EN (1<<15) 580 #define SWF14_DS_PIPEB_EFP2_EN (1<<14) 581 #define SWF14_DS_PIPEB_TV2_EN (1<<13) 582 #define SWF14_DS_PIPEB_CRT2_EN (1<<12) 583 #define SWF14_DS_PIPEB_LFP_EN (1<<11) 584 #define SWF14_DS_PIPEB_EFP_EN (1<<10) 585 #define SWF14_DS_PIPEB_TV_EN (1<<9) 586 #define SWF14_DS_PIPEB_CRT_EN (1<<8) 587 #define SWF14_DS_PIPEA_LFP2_EN (1<<7) 588 #define SWF14_DS_PIPEA_EFP2_EN (1<<6) 589 #define SWF14_DS_PIPEA_TV2_EN (1<<5) 590 #define SWF14_DS_PIPEA_CRT2_EN (1<<4) 591 #define SWF14_DS_PIPEA_LFP_EN (1<<3) 592 #define SWF14_DS_PIPEA_EFP_EN (1<<2) 593 #define SWF14_DS_PIPEA_TV_EN (1<<1) 594 #define SWF14_DS_PIPEA_CRT_EN (1<<0) 595 /* if GR18 indicates a panel fitting request */ 596 #define SWF14_PFIT_EN (1<<0) /* 0 means disable */ 597 /* if GR18 indicates an APM change request */ 598 #define SWF14_APM_HIBERNATE 0x4 599 #define SWF14_APM_SUSPEND 0x3 600 #define SWF14_APM_STANDBY 0x1 601 #define SWF14_APM_RESTORE 0x0 602 603 /* Add the device class for LFP, TV, HDMI */ 604 #define DEVICE_TYPE_INT_LFP 0x1022 605 #define DEVICE_TYPE_INT_TV 0x1009 606 #define DEVICE_TYPE_HDMI 0x60D2 607 #define DEVICE_TYPE_DP 0x68C6 608 #define DEVICE_TYPE_eDP 0x78C6 609 610 /* define the DVO port for HDMI output type */ 611 #define DVO_B 1 612 #define DVO_C 2 613 #define DVO_D 3 614 615 /* define the PORT for DP output type */ 616 #define PORT_IDPB 7 617 #define PORT_IDPC 8 618 #define PORT_IDPD 9 619 620 #endif /* _INTEL_BIOS_H_ */ 621