1*837d542aSEvan Quan /* 2*837d542aSEvan Quan * Copyright 2016 Advanced Micro Devices, Inc. 3*837d542aSEvan Quan * 4*837d542aSEvan Quan * Permission is hereby granted, free of charge, to any person obtaining a 5*837d542aSEvan Quan * copy of this software and associated documentation files (the "Software"), 6*837d542aSEvan Quan * to deal in the Software without restriction, including without limitation 7*837d542aSEvan Quan * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8*837d542aSEvan Quan * and/or sell copies of the Software, and to permit persons to whom the 9*837d542aSEvan Quan * Software is furnished to do so, subject to the following conditions: 10*837d542aSEvan Quan * 11*837d542aSEvan Quan * The above copyright notice and this permission notice shall be included in 12*837d542aSEvan Quan * all copies or substantial portions of the Software. 13*837d542aSEvan Quan * 14*837d542aSEvan Quan * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15*837d542aSEvan Quan * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16*837d542aSEvan Quan * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17*837d542aSEvan Quan * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 18*837d542aSEvan Quan * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 19*837d542aSEvan Quan * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 20*837d542aSEvan Quan * OTHER DEALINGS IN THE SOFTWARE. 21*837d542aSEvan Quan * 22*837d542aSEvan Quan */ 23*837d542aSEvan Quan 24*837d542aSEvan Quan #ifndef SMU9_H 25*837d542aSEvan Quan #define SMU9_H 26*837d542aSEvan Quan 27*837d542aSEvan Quan #pragma pack(push, 1) 28*837d542aSEvan Quan 29*837d542aSEvan Quan #define ENABLE_DEBUG_FEATURES 30*837d542aSEvan Quan 31*837d542aSEvan Quan /* Feature Control Defines */ 32*837d542aSEvan Quan #define FEATURE_DPM_PREFETCHER_BIT 0 33*837d542aSEvan Quan #define FEATURE_DPM_GFXCLK_BIT 1 34*837d542aSEvan Quan #define FEATURE_DPM_UCLK_BIT 2 35*837d542aSEvan Quan #define FEATURE_DPM_SOCCLK_BIT 3 36*837d542aSEvan Quan #define FEATURE_DPM_UVD_BIT 4 37*837d542aSEvan Quan #define FEATURE_DPM_VCE_BIT 5 38*837d542aSEvan Quan #define FEATURE_ULV_BIT 6 39*837d542aSEvan Quan #define FEATURE_DPM_MP0CLK_BIT 7 40*837d542aSEvan Quan #define FEATURE_DPM_LINK_BIT 8 41*837d542aSEvan Quan #define FEATURE_DPM_DCEFCLK_BIT 9 42*837d542aSEvan Quan #define FEATURE_AVFS_BIT 10 43*837d542aSEvan Quan #define FEATURE_DS_GFXCLK_BIT 11 44*837d542aSEvan Quan #define FEATURE_DS_SOCCLK_BIT 12 45*837d542aSEvan Quan #define FEATURE_DS_LCLK_BIT 13 46*837d542aSEvan Quan #define FEATURE_PPT_BIT 14 47*837d542aSEvan Quan #define FEATURE_TDC_BIT 15 48*837d542aSEvan Quan #define FEATURE_THERMAL_BIT 16 49*837d542aSEvan Quan #define FEATURE_GFX_PER_CU_CG_BIT 17 50*837d542aSEvan Quan #define FEATURE_RM_BIT 18 51*837d542aSEvan Quan #define FEATURE_DS_DCEFCLK_BIT 19 52*837d542aSEvan Quan #define FEATURE_ACDC_BIT 20 53*837d542aSEvan Quan #define FEATURE_VR0HOT_BIT 21 54*837d542aSEvan Quan #define FEATURE_VR1HOT_BIT 22 55*837d542aSEvan Quan #define FEATURE_FW_CTF_BIT 23 56*837d542aSEvan Quan #define FEATURE_LED_DISPLAY_BIT 24 57*837d542aSEvan Quan #define FEATURE_FAN_CONTROL_BIT 25 58*837d542aSEvan Quan #define FEATURE_FAST_PPT_BIT 26 59*837d542aSEvan Quan #define FEATURE_GFX_EDC_BIT 27 60*837d542aSEvan Quan #define FEATURE_ACG_BIT 28 61*837d542aSEvan Quan #define FEATURE_PCC_LIMIT_CONTROL_BIT 29 62*837d542aSEvan Quan #define FEATURE_SPARE_30_BIT 30 63*837d542aSEvan Quan #define FEATURE_SPARE_31_BIT 31 64*837d542aSEvan Quan 65*837d542aSEvan Quan #define NUM_FEATURES 32 66*837d542aSEvan Quan 67*837d542aSEvan Quan #define FFEATURE_DPM_PREFETCHER_MASK (1 << FEATURE_DPM_PREFETCHER_BIT ) 68*837d542aSEvan Quan #define FFEATURE_DPM_GFXCLK_MASK (1 << FEATURE_DPM_GFXCLK_BIT ) 69*837d542aSEvan Quan #define FFEATURE_DPM_UCLK_MASK (1 << FEATURE_DPM_UCLK_BIT ) 70*837d542aSEvan Quan #define FFEATURE_DPM_SOCCLK_MASK (1 << FEATURE_DPM_SOCCLK_BIT ) 71*837d542aSEvan Quan #define FFEATURE_DPM_UVD_MASK (1 << FEATURE_DPM_UVD_BIT ) 72*837d542aSEvan Quan #define FFEATURE_DPM_VCE_MASK (1 << FEATURE_DPM_VCE_BIT ) 73*837d542aSEvan Quan #define FFEATURE_ULV_MASK (1 << FEATURE_ULV_BIT ) 74*837d542aSEvan Quan #define FFEATURE_DPM_MP0CLK_MASK (1 << FEATURE_DPM_MP0CLK_BIT ) 75*837d542aSEvan Quan #define FFEATURE_DPM_LINK_MASK (1 << FEATURE_DPM_LINK_BIT ) 76*837d542aSEvan Quan #define FFEATURE_DPM_DCEFCLK_MASK (1 << FEATURE_DPM_DCEFCLK_BIT ) 77*837d542aSEvan Quan #define FFEATURE_AVFS_MASK (1 << FEATURE_AVFS_BIT ) 78*837d542aSEvan Quan #define FFEATURE_DS_GFXCLK_MASK (1 << FEATURE_DS_GFXCLK_BIT ) 79*837d542aSEvan Quan #define FFEATURE_DS_SOCCLK_MASK (1 << FEATURE_DS_SOCCLK_BIT ) 80*837d542aSEvan Quan #define FFEATURE_DS_LCLK_MASK (1 << FEATURE_DS_LCLK_BIT ) 81*837d542aSEvan Quan #define FFEATURE_PPT_MASK (1 << FEATURE_PPT_BIT ) 82*837d542aSEvan Quan #define FFEATURE_TDC_MASK (1 << FEATURE_TDC_BIT ) 83*837d542aSEvan Quan #define FFEATURE_THERMAL_MASK (1 << FEATURE_THERMAL_BIT ) 84*837d542aSEvan Quan #define FFEATURE_GFX_PER_CU_CG_MASK (1 << FEATURE_GFX_PER_CU_CG_BIT ) 85*837d542aSEvan Quan #define FFEATURE_RM_MASK (1 << FEATURE_RM_BIT ) 86*837d542aSEvan Quan #define FFEATURE_DS_DCEFCLK_MASK (1 << FEATURE_DS_DCEFCLK_BIT ) 87*837d542aSEvan Quan #define FFEATURE_ACDC_MASK (1 << FEATURE_ACDC_BIT ) 88*837d542aSEvan Quan #define FFEATURE_VR0HOT_MASK (1 << FEATURE_VR0HOT_BIT ) 89*837d542aSEvan Quan #define FFEATURE_VR1HOT_MASK (1 << FEATURE_VR1HOT_BIT ) 90*837d542aSEvan Quan #define FFEATURE_FW_CTF_MASK (1 << FEATURE_FW_CTF_BIT ) 91*837d542aSEvan Quan #define FFEATURE_LED_DISPLAY_MASK (1 << FEATURE_LED_DISPLAY_BIT ) 92*837d542aSEvan Quan #define FFEATURE_FAN_CONTROL_MASK (1 << FEATURE_FAN_CONTROL_BIT ) 93*837d542aSEvan Quan 94*837d542aSEvan Quan #define FEATURE_FAST_PPT_MASK (1 << FAST_PPT_BIT ) 95*837d542aSEvan Quan #define FEATURE_GFX_EDC_MASK (1 << FEATURE_GFX_EDC_BIT ) 96*837d542aSEvan Quan #define FEATURE_ACG_MASK (1 << FEATURE_ACG_BIT ) 97*837d542aSEvan Quan #define FEATURE_PCC_LIMIT_CONTROL_MASK (1 << FEATURE_PCC_LIMIT_CONTROL_BIT ) 98*837d542aSEvan Quan #define FFEATURE_SPARE_30_MASK (1 << FEATURE_SPARE_30_BIT ) 99*837d542aSEvan Quan #define FFEATURE_SPARE_31_MASK (1 << FEATURE_SPARE_31_BIT ) 100*837d542aSEvan Quan /* Workload types */ 101*837d542aSEvan Quan #define WORKLOAD_VR_BIT 0 102*837d542aSEvan Quan #define WORKLOAD_FRTC_BIT 1 103*837d542aSEvan Quan #define WORKLOAD_VIDEO_BIT 2 104*837d542aSEvan Quan #define WORKLOAD_COMPUTE_BIT 3 105*837d542aSEvan Quan #define NUM_WORKLOADS 4 106*837d542aSEvan Quan 107*837d542aSEvan Quan /* ULV Client Masks */ 108*837d542aSEvan Quan #define ULV_CLIENT_RLC_MASK 0x00000001 109*837d542aSEvan Quan #define ULV_CLIENT_UVD_MASK 0x00000002 110*837d542aSEvan Quan #define ULV_CLIENT_VCE_MASK 0x00000004 111*837d542aSEvan Quan #define ULV_CLIENT_SDMA0_MASK 0x00000008 112*837d542aSEvan Quan #define ULV_CLIENT_SDMA1_MASK 0x00000010 113*837d542aSEvan Quan #define ULV_CLIENT_JPEG_MASK 0x00000020 114*837d542aSEvan Quan #define ULV_CLIENT_GFXCLK_DPM_MASK 0x00000040 115*837d542aSEvan Quan #define ULV_CLIENT_UVD_DPM_MASK 0x00000080 116*837d542aSEvan Quan #define ULV_CLIENT_VCE_DPM_MASK 0x00000100 117*837d542aSEvan Quan #define ULV_CLIENT_MP0CLK_DPM_MASK 0x00000200 118*837d542aSEvan Quan #define ULV_CLIENT_UCLK_DPM_MASK 0x00000400 119*837d542aSEvan Quan #define ULV_CLIENT_SOCCLK_DPM_MASK 0x00000800 120*837d542aSEvan Quan #define ULV_CLIENT_DCEFCLK_DPM_MASK 0x00001000 121*837d542aSEvan Quan 122*837d542aSEvan Quan typedef struct { 123*837d542aSEvan Quan /* MP1_EXT_SCRATCH0 */ 124*837d542aSEvan Quan uint32_t CurrLevel_GFXCLK : 4; 125*837d542aSEvan Quan uint32_t CurrLevel_UVD : 4; 126*837d542aSEvan Quan uint32_t CurrLevel_VCE : 4; 127*837d542aSEvan Quan uint32_t CurrLevel_LCLK : 4; 128*837d542aSEvan Quan uint32_t CurrLevel_MP0CLK : 4; 129*837d542aSEvan Quan uint32_t CurrLevel_UCLK : 4; 130*837d542aSEvan Quan uint32_t CurrLevel_SOCCLK : 4; 131*837d542aSEvan Quan uint32_t CurrLevel_DCEFCLK : 4; 132*837d542aSEvan Quan /* MP1_EXT_SCRATCH1 */ 133*837d542aSEvan Quan uint32_t TargLevel_GFXCLK : 4; 134*837d542aSEvan Quan uint32_t TargLevel_UVD : 4; 135*837d542aSEvan Quan uint32_t TargLevel_VCE : 4; 136*837d542aSEvan Quan uint32_t TargLevel_LCLK : 4; 137*837d542aSEvan Quan uint32_t TargLevel_MP0CLK : 4; 138*837d542aSEvan Quan uint32_t TargLevel_UCLK : 4; 139*837d542aSEvan Quan uint32_t TargLevel_SOCCLK : 4; 140*837d542aSEvan Quan uint32_t TargLevel_DCEFCLK : 4; 141*837d542aSEvan Quan /* MP1_EXT_SCRATCH2-7 */ 142*837d542aSEvan Quan uint32_t Reserved[6]; 143*837d542aSEvan Quan } FwStatus_t; 144*837d542aSEvan Quan 145*837d542aSEvan Quan #pragma pack(pop) 146*837d542aSEvan Quan 147*837d542aSEvan Quan #endif 148*837d542aSEvan Quan 149