1 /****************************************************************************\ 2 * 3 * File Name atomfirmware.h 4 * Project This is an interface header file between atombios and OS GPU drivers for SoC15 products 5 * 6 * Description header file of general definitions for OS nd pre-OS video drivers 7 * 8 * Copyright 2014 Advanced Micro Devices, Inc. 9 * 10 * Permission is hereby granted, free of charge, to any person obtaining a copy of this software 11 * and associated documentation files (the "Software"), to deal in the Software without restriction, 12 * including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, 13 * and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, 14 * subject to the following conditions: 15 * 16 * The above copyright notice and this permission notice shall be included in all copies or substantial 17 * portions of the Software. 18 * 19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 22 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 23 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 24 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 25 * OTHER DEALINGS IN THE SOFTWARE. 26 * 27 \****************************************************************************/ 28 29 /*IMPORTANT NOTES 30 * If a change in VBIOS/Driver/Tool's interface is only needed for SoC15 and forward products, then the change is only needed in this atomfirmware.h header file. 31 * If a change in VBIOS/Driver/Tool's interface is only needed for pre-SoC15 products, then the change is only needed in atombios.h header file. 32 * If a change is needed for both pre and post SoC15 products, then the change has to be made separately and might be differently in both atomfirmware.h and atombios.h. 33 */ 34 35 #ifndef _ATOMFIRMWARE_H_ 36 #define _ATOMFIRMWARE_H_ 37 38 enum atom_bios_header_version_def{ 39 ATOM_MAJOR_VERSION =0x0003, 40 ATOM_MINOR_VERSION =0x0003, 41 }; 42 43 #ifdef _H2INC 44 #ifndef uint32_t 45 typedef unsigned long uint32_t; 46 #endif 47 48 #ifndef uint16_t 49 typedef unsigned short uint16_t; 50 #endif 51 52 #ifndef uint8_t 53 typedef unsigned char uint8_t; 54 #endif 55 #endif 56 57 enum atom_crtc_def{ 58 ATOM_CRTC1 =0, 59 ATOM_CRTC2 =1, 60 ATOM_CRTC3 =2, 61 ATOM_CRTC4 =3, 62 ATOM_CRTC5 =4, 63 ATOM_CRTC6 =5, 64 ATOM_CRTC_INVALID =0xff, 65 }; 66 67 enum atom_ppll_def{ 68 ATOM_PPLL0 =2, 69 ATOM_GCK_DFS =8, 70 ATOM_FCH_CLK =9, 71 ATOM_DP_DTO =11, 72 ATOM_COMBOPHY_PLL0 =20, 73 ATOM_COMBOPHY_PLL1 =21, 74 ATOM_COMBOPHY_PLL2 =22, 75 ATOM_COMBOPHY_PLL3 =23, 76 ATOM_COMBOPHY_PLL4 =24, 77 ATOM_COMBOPHY_PLL5 =25, 78 ATOM_PPLL_INVALID =0xff, 79 }; 80 81 // define ASIC internal encoder id ( bit vector ), used for CRTC_SourceSel 82 enum atom_dig_def{ 83 ASIC_INT_DIG1_ENCODER_ID =0x03, 84 ASIC_INT_DIG2_ENCODER_ID =0x09, 85 ASIC_INT_DIG3_ENCODER_ID =0x0a, 86 ASIC_INT_DIG4_ENCODER_ID =0x0b, 87 ASIC_INT_DIG5_ENCODER_ID =0x0c, 88 ASIC_INT_DIG6_ENCODER_ID =0x0d, 89 ASIC_INT_DIG7_ENCODER_ID =0x0e, 90 }; 91 92 //ucEncoderMode 93 enum atom_encode_mode_def 94 { 95 ATOM_ENCODER_MODE_DP =0, 96 ATOM_ENCODER_MODE_DP_SST =0, 97 ATOM_ENCODER_MODE_LVDS =1, 98 ATOM_ENCODER_MODE_DVI =2, 99 ATOM_ENCODER_MODE_HDMI =3, 100 ATOM_ENCODER_MODE_DP_AUDIO =5, 101 ATOM_ENCODER_MODE_DP_MST =5, 102 ATOM_ENCODER_MODE_CRT =15, 103 ATOM_ENCODER_MODE_DVO =16, 104 }; 105 106 enum atom_encoder_refclk_src_def{ 107 ENCODER_REFCLK_SRC_P1PLL =0, 108 ENCODER_REFCLK_SRC_P2PLL =1, 109 ENCODER_REFCLK_SRC_P3PLL =2, 110 ENCODER_REFCLK_SRC_EXTCLK =3, 111 ENCODER_REFCLK_SRC_INVALID =0xff, 112 }; 113 114 enum atom_scaler_def{ 115 ATOM_SCALER_DISABLE =0, /*scaler bypass mode, auto-center & no replication*/ 116 ATOM_SCALER_CENTER =1, //For Fudo, it's bypass and auto-center & auto replication 117 ATOM_SCALER_EXPANSION =2, /*scaler expansion by 2 tap alpha blending mode*/ 118 }; 119 120 enum atom_operation_def{ 121 ATOM_DISABLE = 0, 122 ATOM_ENABLE = 1, 123 ATOM_INIT = 7, 124 ATOM_GET_STATUS = 8, 125 }; 126 127 enum atom_embedded_display_op_def{ 128 ATOM_LCD_BL_OFF = 2, 129 ATOM_LCD_BL_OM = 3, 130 ATOM_LCD_BL_BRIGHTNESS_CONTROL = 4, 131 ATOM_LCD_SELFTEST_START = 5, 132 ATOM_LCD_SELFTEST_STOP = 6, 133 }; 134 135 enum atom_spread_spectrum_mode{ 136 ATOM_SS_CENTER_OR_DOWN_MODE_MASK = 0x01, 137 ATOM_SS_DOWN_SPREAD_MODE = 0x00, 138 ATOM_SS_CENTRE_SPREAD_MODE = 0x01, 139 ATOM_INT_OR_EXT_SS_MASK = 0x02, 140 ATOM_INTERNAL_SS_MASK = 0x00, 141 ATOM_EXTERNAL_SS_MASK = 0x02, 142 }; 143 144 /* define panel bit per color */ 145 enum atom_panel_bit_per_color{ 146 PANEL_BPC_UNDEFINE =0x00, 147 PANEL_6BIT_PER_COLOR =0x01, 148 PANEL_8BIT_PER_COLOR =0x02, 149 PANEL_10BIT_PER_COLOR =0x03, 150 PANEL_12BIT_PER_COLOR =0x04, 151 PANEL_16BIT_PER_COLOR =0x05, 152 }; 153 154 //ucVoltageType 155 enum atom_voltage_type 156 { 157 VOLTAGE_TYPE_VDDC = 1, 158 VOLTAGE_TYPE_MVDDC = 2, 159 VOLTAGE_TYPE_MVDDQ = 3, 160 VOLTAGE_TYPE_VDDCI = 4, 161 VOLTAGE_TYPE_VDDGFX = 5, 162 VOLTAGE_TYPE_PCC = 6, 163 VOLTAGE_TYPE_MVPP = 7, 164 VOLTAGE_TYPE_LEDDPM = 8, 165 VOLTAGE_TYPE_PCC_MVDD = 9, 166 VOLTAGE_TYPE_PCIE_VDDC = 10, 167 VOLTAGE_TYPE_PCIE_VDDR = 11, 168 VOLTAGE_TYPE_GENERIC_I2C_1 = 0x11, 169 VOLTAGE_TYPE_GENERIC_I2C_2 = 0x12, 170 VOLTAGE_TYPE_GENERIC_I2C_3 = 0x13, 171 VOLTAGE_TYPE_GENERIC_I2C_4 = 0x14, 172 VOLTAGE_TYPE_GENERIC_I2C_5 = 0x15, 173 VOLTAGE_TYPE_GENERIC_I2C_6 = 0x16, 174 VOLTAGE_TYPE_GENERIC_I2C_7 = 0x17, 175 VOLTAGE_TYPE_GENERIC_I2C_8 = 0x18, 176 VOLTAGE_TYPE_GENERIC_I2C_9 = 0x19, 177 VOLTAGE_TYPE_GENERIC_I2C_10 = 0x1A, 178 }; 179 180 enum atom_dgpu_vram_type { 181 ATOM_DGPU_VRAM_TYPE_GDDR5 = 0x50, 182 ATOM_DGPU_VRAM_TYPE_HBM2 = 0x60, 183 ATOM_DGPU_VRAM_TYPE_GDDR6 = 0x70, 184 }; 185 186 enum atom_dp_vs_preemph_def{ 187 DP_VS_LEVEL0_PREEMPH_LEVEL0 = 0x00, 188 DP_VS_LEVEL1_PREEMPH_LEVEL0 = 0x01, 189 DP_VS_LEVEL2_PREEMPH_LEVEL0 = 0x02, 190 DP_VS_LEVEL3_PREEMPH_LEVEL0 = 0x03, 191 DP_VS_LEVEL0_PREEMPH_LEVEL1 = 0x08, 192 DP_VS_LEVEL1_PREEMPH_LEVEL1 = 0x09, 193 DP_VS_LEVEL2_PREEMPH_LEVEL1 = 0x0a, 194 DP_VS_LEVEL0_PREEMPH_LEVEL2 = 0x10, 195 DP_VS_LEVEL1_PREEMPH_LEVEL2 = 0x11, 196 DP_VS_LEVEL0_PREEMPH_LEVEL3 = 0x18, 197 }; 198 199 200 /* 201 enum atom_string_def{ 202 asic_bus_type_pcie_string = "PCI_EXPRESS", 203 atom_fire_gl_string = "FGL", 204 atom_bios_string = "ATOM" 205 }; 206 */ 207 208 #pragma pack(1) /* BIOS data must use byte aligment*/ 209 210 enum atombios_image_offset{ 211 OFFSET_TO_ATOM_ROM_HEADER_POINTER =0x00000048, 212 OFFSET_TO_ATOM_ROM_IMAGE_SIZE =0x00000002, 213 OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE =0x94, 214 MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE =20, /*including the terminator 0x0!*/ 215 OFFSET_TO_GET_ATOMBIOS_NUMBER_OF_STRINGS =0x2f, 216 OFFSET_TO_GET_ATOMBIOS_STRING_START =0x6e, 217 }; 218 219 /**************************************************************************** 220 * Common header for all tables (Data table, Command function). 221 * Every table pointed in _ATOM_MASTER_DATA_TABLE has this common header. 222 * And the pointer actually points to this header. 223 ****************************************************************************/ 224 225 struct atom_common_table_header 226 { 227 uint16_t structuresize; 228 uint8_t format_revision; //mainly used for a hw function, when the parser is not backward compatible 229 uint8_t content_revision; //change it when a data table has a structure change, or a hw function has a input/output parameter change 230 }; 231 232 /**************************************************************************** 233 * Structure stores the ROM header. 234 ****************************************************************************/ 235 struct atom_rom_header_v2_2 236 { 237 struct atom_common_table_header table_header; 238 uint8_t atom_bios_string[4]; //enum atom_string_def atom_bios_string; //Signature to distinguish between Atombios and non-atombios, 239 uint16_t bios_segment_address; 240 uint16_t protectedmodeoffset; 241 uint16_t configfilenameoffset; 242 uint16_t crc_block_offset; 243 uint16_t vbios_bootupmessageoffset; 244 uint16_t int10_offset; 245 uint16_t pcibusdevinitcode; 246 uint16_t iobaseaddress; 247 uint16_t subsystem_vendor_id; 248 uint16_t subsystem_id; 249 uint16_t pci_info_offset; 250 uint16_t masterhwfunction_offset; //Offest for SW to get all command function offsets, Don't change the position 251 uint16_t masterdatatable_offset; //Offest for SW to get all data table offsets, Don't change the position 252 uint16_t reserved; 253 uint32_t pspdirtableoffset; 254 }; 255 256 /*==============================hw function portion======================================================================*/ 257 258 259 /**************************************************************************** 260 * Structures used in Command.mtb, each function name is not given here since those function could change from time to time 261 * The real functionality of each function is associated with the parameter structure version when defined 262 * For all internal cmd function definitions, please reference to atomstruct.h 263 ****************************************************************************/ 264 struct atom_master_list_of_command_functions_v2_1{ 265 uint16_t asic_init; //Function 266 uint16_t cmd_function1; //used as an internal one 267 uint16_t cmd_function2; //used as an internal one 268 uint16_t cmd_function3; //used as an internal one 269 uint16_t digxencodercontrol; //Function 270 uint16_t cmd_function5; //used as an internal one 271 uint16_t cmd_function6; //used as an internal one 272 uint16_t cmd_function7; //used as an internal one 273 uint16_t cmd_function8; //used as an internal one 274 uint16_t cmd_function9; //used as an internal one 275 uint16_t setengineclock; //Function 276 uint16_t setmemoryclock; //Function 277 uint16_t setpixelclock; //Function 278 uint16_t enabledisppowergating; //Function 279 uint16_t cmd_function14; //used as an internal one 280 uint16_t cmd_function15; //used as an internal one 281 uint16_t cmd_function16; //used as an internal one 282 uint16_t cmd_function17; //used as an internal one 283 uint16_t cmd_function18; //used as an internal one 284 uint16_t cmd_function19; //used as an internal one 285 uint16_t cmd_function20; //used as an internal one 286 uint16_t cmd_function21; //used as an internal one 287 uint16_t cmd_function22; //used as an internal one 288 uint16_t cmd_function23; //used as an internal one 289 uint16_t cmd_function24; //used as an internal one 290 uint16_t cmd_function25; //used as an internal one 291 uint16_t cmd_function26; //used as an internal one 292 uint16_t cmd_function27; //used as an internal one 293 uint16_t cmd_function28; //used as an internal one 294 uint16_t cmd_function29; //used as an internal one 295 uint16_t cmd_function30; //used as an internal one 296 uint16_t cmd_function31; //used as an internal one 297 uint16_t cmd_function32; //used as an internal one 298 uint16_t cmd_function33; //used as an internal one 299 uint16_t blankcrtc; //Function 300 uint16_t enablecrtc; //Function 301 uint16_t cmd_function36; //used as an internal one 302 uint16_t cmd_function37; //used as an internal one 303 uint16_t cmd_function38; //used as an internal one 304 uint16_t cmd_function39; //used as an internal one 305 uint16_t cmd_function40; //used as an internal one 306 uint16_t getsmuclockinfo; //Function 307 uint16_t selectcrtc_source; //Function 308 uint16_t cmd_function43; //used as an internal one 309 uint16_t cmd_function44; //used as an internal one 310 uint16_t cmd_function45; //used as an internal one 311 uint16_t setdceclock; //Function 312 uint16_t getmemoryclock; //Function 313 uint16_t getengineclock; //Function 314 uint16_t setcrtc_usingdtdtiming; //Function 315 uint16_t externalencodercontrol; //Function 316 uint16_t cmd_function51; //used as an internal one 317 uint16_t cmd_function52; //used as an internal one 318 uint16_t cmd_function53; //used as an internal one 319 uint16_t processi2cchanneltransaction;//Function 320 uint16_t cmd_function55; //used as an internal one 321 uint16_t cmd_function56; //used as an internal one 322 uint16_t cmd_function57; //used as an internal one 323 uint16_t cmd_function58; //used as an internal one 324 uint16_t cmd_function59; //used as an internal one 325 uint16_t computegpuclockparam; //Function 326 uint16_t cmd_function61; //used as an internal one 327 uint16_t cmd_function62; //used as an internal one 328 uint16_t dynamicmemorysettings; //Function function 329 uint16_t memorytraining; //Function function 330 uint16_t cmd_function65; //used as an internal one 331 uint16_t cmd_function66; //used as an internal one 332 uint16_t setvoltage; //Function 333 uint16_t cmd_function68; //used as an internal one 334 uint16_t readefusevalue; //Function 335 uint16_t cmd_function70; //used as an internal one 336 uint16_t cmd_function71; //used as an internal one 337 uint16_t cmd_function72; //used as an internal one 338 uint16_t cmd_function73; //used as an internal one 339 uint16_t cmd_function74; //used as an internal one 340 uint16_t cmd_function75; //used as an internal one 341 uint16_t dig1transmittercontrol; //Function 342 uint16_t cmd_function77; //used as an internal one 343 uint16_t processauxchanneltransaction;//Function 344 uint16_t cmd_function79; //used as an internal one 345 uint16_t getvoltageinfo; //Function 346 }; 347 348 struct atom_master_command_function_v2_1 349 { 350 struct atom_common_table_header table_header; 351 struct atom_master_list_of_command_functions_v2_1 listofcmdfunctions; 352 }; 353 354 /**************************************************************************** 355 * Structures used in every command function 356 ****************************************************************************/ 357 struct atom_function_attribute 358 { 359 uint16_t ws_in_bytes:8; //[7:0]=Size of workspace in Bytes (in multiple of a dword), 360 uint16_t ps_in_bytes:7; //[14:8]=Size of parameter space in Bytes (multiple of a dword), 361 uint16_t updated_by_util:1; //[15]=flag to indicate the function is updated by util 362 }; 363 364 365 /**************************************************************************** 366 * Common header for all hw functions. 367 * Every function pointed by _master_list_of_hw_function has this common header. 368 * And the pointer actually points to this header. 369 ****************************************************************************/ 370 struct atom_rom_hw_function_header 371 { 372 struct atom_common_table_header func_header; 373 struct atom_function_attribute func_attrib; 374 }; 375 376 377 /*==============================sw data table portion======================================================================*/ 378 /**************************************************************************** 379 * Structures used in data.mtb, each data table name is not given here since those data table could change from time to time 380 * The real name of each table is given when its data structure version is defined 381 ****************************************************************************/ 382 struct atom_master_list_of_data_tables_v2_1{ 383 uint16_t utilitypipeline; /* Offest for the utility to get parser info,Don't change this position!*/ 384 uint16_t multimedia_info; 385 uint16_t smc_dpm_info; 386 uint16_t sw_datatable3; 387 uint16_t firmwareinfo; /* Shared by various SW components */ 388 uint16_t sw_datatable5; 389 uint16_t lcd_info; /* Shared by various SW components */ 390 uint16_t sw_datatable7; 391 uint16_t smu_info; 392 uint16_t sw_datatable9; 393 uint16_t sw_datatable10; 394 uint16_t vram_usagebyfirmware; /* Shared by various SW components */ 395 uint16_t gpio_pin_lut; /* Shared by various SW components */ 396 uint16_t sw_datatable13; 397 uint16_t gfx_info; 398 uint16_t powerplayinfo; /* Shared by various SW components */ 399 uint16_t sw_datatable16; 400 uint16_t sw_datatable17; 401 uint16_t sw_datatable18; 402 uint16_t sw_datatable19; 403 uint16_t sw_datatable20; 404 uint16_t sw_datatable21; 405 uint16_t displayobjectinfo; /* Shared by various SW components */ 406 uint16_t indirectioaccess; /* used as an internal one */ 407 uint16_t umc_info; /* Shared by various SW components */ 408 uint16_t sw_datatable25; 409 uint16_t sw_datatable26; 410 uint16_t dce_info; /* Shared by various SW components */ 411 uint16_t vram_info; /* Shared by various SW components */ 412 uint16_t sw_datatable29; 413 uint16_t integratedsysteminfo; /* Shared by various SW components */ 414 uint16_t asic_profiling_info; /* Shared by various SW components */ 415 uint16_t voltageobject_info; /* shared by various SW components */ 416 uint16_t sw_datatable33; 417 uint16_t sw_datatable34; 418 }; 419 420 421 struct atom_master_data_table_v2_1 422 { 423 struct atom_common_table_header table_header; 424 struct atom_master_list_of_data_tables_v2_1 listOfdatatables; 425 }; 426 427 428 struct atom_dtd_format 429 { 430 uint16_t pixclk; 431 uint16_t h_active; 432 uint16_t h_blanking_time; 433 uint16_t v_active; 434 uint16_t v_blanking_time; 435 uint16_t h_sync_offset; 436 uint16_t h_sync_width; 437 uint16_t v_sync_offset; 438 uint16_t v_syncwidth; 439 uint16_t reserved; 440 uint16_t reserved0; 441 uint8_t h_border; 442 uint8_t v_border; 443 uint16_t miscinfo; 444 uint8_t atom_mode_id; 445 uint8_t refreshrate; 446 }; 447 448 /* atom_dtd_format.modemiscinfo defintion */ 449 enum atom_dtd_format_modemiscinfo{ 450 ATOM_HSYNC_POLARITY = 0x0002, 451 ATOM_VSYNC_POLARITY = 0x0004, 452 ATOM_H_REPLICATIONBY2 = 0x0010, 453 ATOM_V_REPLICATIONBY2 = 0x0020, 454 ATOM_INTERLACE = 0x0080, 455 ATOM_COMPOSITESYNC = 0x0040, 456 }; 457 458 459 /* utilitypipeline 460 * when format_revision==1 && content_revision==1, then this an info table for atomworks to use during debug session, no structure is associated with it. 461 * the location of it can't change 462 */ 463 464 465 /* 466 *************************************************************************** 467 Data Table firmwareinfo structure 468 *************************************************************************** 469 */ 470 471 struct atom_firmware_info_v3_1 472 { 473 struct atom_common_table_header table_header; 474 uint32_t firmware_revision; 475 uint32_t bootup_sclk_in10khz; 476 uint32_t bootup_mclk_in10khz; 477 uint32_t firmware_capability; // enum atombios_firmware_capability 478 uint32_t main_call_parser_entry; /* direct address of main parser call in VBIOS binary. */ 479 uint32_t bios_scratch_reg_startaddr; // 1st bios scratch register dword address 480 uint16_t bootup_vddc_mv; 481 uint16_t bootup_vddci_mv; 482 uint16_t bootup_mvddc_mv; 483 uint16_t bootup_vddgfx_mv; 484 uint8_t mem_module_id; 485 uint8_t coolingsolution_id; /*0: Air cooling; 1: Liquid cooling ... */ 486 uint8_t reserved1[2]; 487 uint32_t mc_baseaddr_high; 488 uint32_t mc_baseaddr_low; 489 uint32_t reserved2[6]; 490 }; 491 492 /* Total 32bit cap indication */ 493 enum atombios_firmware_capability 494 { 495 ATOM_FIRMWARE_CAP_FIRMWARE_POSTED = 0x00000001, 496 ATOM_FIRMWARE_CAP_GPU_VIRTUALIZATION = 0x00000002, 497 ATOM_FIRMWARE_CAP_WMI_SUPPORT = 0x00000040, 498 ATOM_FIRMWARE_CAP_HWEMU_ENABLE = 0x00000080, 499 ATOM_FIRMWARE_CAP_HWEMU_UMC_CFG = 0x00000100, 500 ATOM_FIRMWARE_CAP_SRAM_ECC = 0x00000200, 501 ATOM_FIRMWARE_CAP_ENABLE_2STAGE_BIST_TRAINING = 0x00000400, 502 }; 503 504 enum atom_cooling_solution_id{ 505 AIR_COOLING = 0x00, 506 LIQUID_COOLING = 0x01 507 }; 508 509 struct atom_firmware_info_v3_2 { 510 struct atom_common_table_header table_header; 511 uint32_t firmware_revision; 512 uint32_t bootup_sclk_in10khz; 513 uint32_t bootup_mclk_in10khz; 514 uint32_t firmware_capability; // enum atombios_firmware_capability 515 uint32_t main_call_parser_entry; /* direct address of main parser call in VBIOS binary. */ 516 uint32_t bios_scratch_reg_startaddr; // 1st bios scratch register dword address 517 uint16_t bootup_vddc_mv; 518 uint16_t bootup_vddci_mv; 519 uint16_t bootup_mvddc_mv; 520 uint16_t bootup_vddgfx_mv; 521 uint8_t mem_module_id; 522 uint8_t coolingsolution_id; /*0: Air cooling; 1: Liquid cooling ... */ 523 uint8_t reserved1[2]; 524 uint32_t mc_baseaddr_high; 525 uint32_t mc_baseaddr_low; 526 uint8_t board_i2c_feature_id; // enum of atom_board_i2c_feature_id_def 527 uint8_t board_i2c_feature_gpio_id; // i2c id find in gpio_lut data table gpio_id 528 uint8_t board_i2c_feature_slave_addr; 529 uint8_t reserved3; 530 uint16_t bootup_mvddq_mv; 531 uint16_t bootup_mvpp_mv; 532 uint32_t zfbstartaddrin16mb; 533 uint32_t reserved2[3]; 534 }; 535 536 struct atom_firmware_info_v3_3 537 { 538 struct atom_common_table_header table_header; 539 uint32_t firmware_revision; 540 uint32_t bootup_sclk_in10khz; 541 uint32_t bootup_mclk_in10khz; 542 uint32_t firmware_capability; // enum atombios_firmware_capability 543 uint32_t main_call_parser_entry; /* direct address of main parser call in VBIOS binary. */ 544 uint32_t bios_scratch_reg_startaddr; // 1st bios scratch register dword address 545 uint16_t bootup_vddc_mv; 546 uint16_t bootup_vddci_mv; 547 uint16_t bootup_mvddc_mv; 548 uint16_t bootup_vddgfx_mv; 549 uint8_t mem_module_id; 550 uint8_t coolingsolution_id; /*0: Air cooling; 1: Liquid cooling ... */ 551 uint8_t reserved1[2]; 552 uint32_t mc_baseaddr_high; 553 uint32_t mc_baseaddr_low; 554 uint8_t board_i2c_feature_id; // enum of atom_board_i2c_feature_id_def 555 uint8_t board_i2c_feature_gpio_id; // i2c id find in gpio_lut data table gpio_id 556 uint8_t board_i2c_feature_slave_addr; 557 uint8_t reserved3; 558 uint16_t bootup_mvddq_mv; 559 uint16_t bootup_mvpp_mv; 560 uint32_t zfbstartaddrin16mb; 561 uint32_t pplib_pptable_id; // if pplib_pptable_id!=0, pplib get powerplay table inside driver instead of from VBIOS 562 uint32_t reserved2[2]; 563 }; 564 565 struct atom_firmware_info_v3_4 { 566 struct atom_common_table_header table_header; 567 uint32_t firmware_revision; 568 uint32_t bootup_sclk_in10khz; 569 uint32_t bootup_mclk_in10khz; 570 uint32_t firmware_capability; // enum atombios_firmware_capability 571 uint32_t main_call_parser_entry; /* direct address of main parser call in VBIOS binary. */ 572 uint32_t bios_scratch_reg_startaddr; // 1st bios scratch register dword address 573 uint16_t bootup_vddc_mv; 574 uint16_t bootup_vddci_mv; 575 uint16_t bootup_mvddc_mv; 576 uint16_t bootup_vddgfx_mv; 577 uint8_t mem_module_id; 578 uint8_t coolingsolution_id; /*0: Air cooling; 1: Liquid cooling ... */ 579 uint8_t reserved1[2]; 580 uint32_t mc_baseaddr_high; 581 uint32_t mc_baseaddr_low; 582 uint8_t board_i2c_feature_id; // enum of atom_board_i2c_feature_id_def 583 uint8_t board_i2c_feature_gpio_id; // i2c id find in gpio_lut data table gpio_id 584 uint8_t board_i2c_feature_slave_addr; 585 uint8_t reserved3; 586 uint16_t bootup_mvddq_mv; 587 uint16_t bootup_mvpp_mv; 588 uint32_t zfbstartaddrin16mb; 589 uint32_t pplib_pptable_id; // if pplib_pptable_id!=0, pplib get powerplay table inside driver instead of from VBIOS 590 uint32_t mvdd_ratio; // mvdd_raio = (real mvdd in power rail)*1000/(mvdd_output_from_svi2) 591 uint16_t hw_bootup_vddgfx_mv; // hw default vddgfx voltage level decide by board strap 592 uint16_t hw_bootup_vddc_mv; // hw default vddc voltage level decide by board strap 593 uint16_t hw_bootup_mvddc_mv; // hw default mvddc voltage level decide by board strap 594 uint16_t hw_bootup_vddci_mv; // hw default vddci voltage level decide by board strap 595 uint32_t maco_pwrlimit_mw; // bomaco mode power limit in unit of m-watt 596 uint32_t usb_pwrlimit_mw; // power limit when USB is enable in unit of m-watt 597 uint32_t fw_reserved_size_in_kb; // VBIOS reserved extra fw size in unit of kb. 598 uint32_t reserved[5]; 599 }; 600 601 /* 602 *************************************************************************** 603 Data Table lcd_info structure 604 *************************************************************************** 605 */ 606 607 struct lcd_info_v2_1 608 { 609 struct atom_common_table_header table_header; 610 struct atom_dtd_format lcd_timing; 611 uint16_t backlight_pwm; 612 uint16_t special_handle_cap; 613 uint16_t panel_misc; 614 uint16_t lvds_max_slink_pclk; 615 uint16_t lvds_ss_percentage; 616 uint16_t lvds_ss_rate_10hz; 617 uint8_t pwr_on_digon_to_de; /*all pwr sequence numbers below are in uint of 4ms*/ 618 uint8_t pwr_on_de_to_vary_bl; 619 uint8_t pwr_down_vary_bloff_to_de; 620 uint8_t pwr_down_de_to_digoff; 621 uint8_t pwr_off_delay; 622 uint8_t pwr_on_vary_bl_to_blon; 623 uint8_t pwr_down_bloff_to_vary_bloff; 624 uint8_t panel_bpc; 625 uint8_t dpcd_edp_config_cap; 626 uint8_t dpcd_max_link_rate; 627 uint8_t dpcd_max_lane_count; 628 uint8_t dpcd_max_downspread; 629 uint8_t min_allowed_bl_level; 630 uint8_t max_allowed_bl_level; 631 uint8_t bootup_bl_level; 632 uint8_t dplvdsrxid; 633 uint32_t reserved1[8]; 634 }; 635 636 /* lcd_info_v2_1.panel_misc defintion */ 637 enum atom_lcd_info_panel_misc{ 638 ATOM_PANEL_MISC_FPDI =0x0002, 639 }; 640 641 //uceDPToLVDSRxId 642 enum atom_lcd_info_dptolvds_rx_id 643 { 644 eDP_TO_LVDS_RX_DISABLE = 0x00, // no eDP->LVDS translator chip 645 eDP_TO_LVDS_COMMON_ID = 0x01, // common eDP->LVDS translator chip without AMD SW init 646 eDP_TO_LVDS_REALTEK_ID = 0x02, // Realtek tansaltor which require AMD SW init 647 }; 648 649 650 /* 651 *************************************************************************** 652 Data Table gpio_pin_lut structure 653 *************************************************************************** 654 */ 655 656 struct atom_gpio_pin_assignment 657 { 658 uint32_t data_a_reg_index; 659 uint8_t gpio_bitshift; 660 uint8_t gpio_mask_bitshift; 661 uint8_t gpio_id; 662 uint8_t reserved; 663 }; 664 665 /* atom_gpio_pin_assignment.gpio_id definition */ 666 enum atom_gpio_pin_assignment_gpio_id { 667 I2C_HW_LANE_MUX =0x0f, /* only valid when bit7=1 */ 668 I2C_HW_ENGINE_ID_MASK =0x70, /* only valid when bit7=1 */ 669 I2C_HW_CAP =0x80, /*only when the I2C_HW_CAP is set, the pin ID is assigned to an I2C pin pair, otherwise, it's an generic GPIO pin */ 670 671 /* gpio_id pre-define id for multiple usage */ 672 /* GPIO use to control PCIE_VDDC in certain SLT board */ 673 PCIE_VDDC_CONTROL_GPIO_PINID = 56, 674 /* if PP_AC_DC_SWITCH_GPIO_PINID in Gpio_Pin_LutTable, AC/DC swithing feature is enable */ 675 PP_AC_DC_SWITCH_GPIO_PINID = 60, 676 /* VDDC_REGULATOR_VRHOT_GPIO_PINID in Gpio_Pin_LutTable, VRHot feature is enable */ 677 VDDC_VRHOT_GPIO_PINID = 61, 678 /*if VDDC_PCC_GPIO_PINID in GPIO_LUTable, Peak Current Control feature is enabled */ 679 VDDC_PCC_GPIO_PINID = 62, 680 /* Only used on certain SLT/PA board to allow utility to cut Efuse. */ 681 EFUSE_CUT_ENABLE_GPIO_PINID = 63, 682 /* ucGPIO=DRAM_SELF_REFRESH_GPIO_PIND uses for memory self refresh (ucGPIO=0, DRAM self-refresh; ucGPIO= */ 683 DRAM_SELF_REFRESH_GPIO_PINID = 64, 684 /* Thermal interrupt output->system thermal chip GPIO pin */ 685 THERMAL_INT_OUTPUT_GPIO_PINID =65, 686 }; 687 688 689 struct atom_gpio_pin_lut_v2_1 690 { 691 struct atom_common_table_header table_header; 692 /*the real number of this included in the structure is calcualted by using the (whole structure size - the header size)/size of atom_gpio_pin_lut */ 693 struct atom_gpio_pin_assignment gpio_pin[8]; 694 }; 695 696 697 /* 698 *************************************************************************** 699 Data Table vram_usagebyfirmware structure 700 *************************************************************************** 701 */ 702 703 struct vram_usagebyfirmware_v2_1 704 { 705 struct atom_common_table_header table_header; 706 uint32_t start_address_in_kb; 707 uint16_t used_by_firmware_in_kb; 708 uint16_t used_by_driver_in_kb; 709 }; 710 711 712 /* 713 *************************************************************************** 714 Data Table displayobjectinfo structure 715 *************************************************************************** 716 */ 717 718 enum atom_object_record_type_id 719 { 720 ATOM_I2C_RECORD_TYPE =1, 721 ATOM_HPD_INT_RECORD_TYPE =2, 722 ATOM_OBJECT_GPIO_CNTL_RECORD_TYPE =9, 723 ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE =16, 724 ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE =17, 725 ATOM_ENCODER_CAP_RECORD_TYPE=20, 726 ATOM_BRACKET_LAYOUT_RECORD_TYPE=21, 727 ATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD_TYPE=22, 728 ATOM_RECORD_END_TYPE =0xFF, 729 }; 730 731 struct atom_common_record_header 732 { 733 uint8_t record_type; //An emun to indicate the record type 734 uint8_t record_size; //The size of the whole record in byte 735 }; 736 737 struct atom_i2c_record 738 { 739 struct atom_common_record_header record_header; //record_type = ATOM_I2C_RECORD_TYPE 740 uint8_t i2c_id; 741 uint8_t i2c_slave_addr; //The slave address, it's 0 when the record is attached to connector for DDC 742 }; 743 744 struct atom_hpd_int_record 745 { 746 struct atom_common_record_header record_header; //record_type = ATOM_HPD_INT_RECORD_TYPE 747 uint8_t pin_id; //Corresponding block in GPIO_PIN_INFO table gives the pin info 748 uint8_t plugin_pin_state; 749 }; 750 751 // Bit maps for ATOM_ENCODER_CAP_RECORD.usEncoderCap 752 enum atom_encoder_caps_def 753 { 754 ATOM_ENCODER_CAP_RECORD_HBR2 =0x01, // DP1.2 HBR2 is supported by HW encoder, it is retired in NI. the real meaning from SI is MST_EN 755 ATOM_ENCODER_CAP_RECORD_MST_EN =0x01, // from SI, this bit means DP MST is enable or not. 756 ATOM_ENCODER_CAP_RECORD_HBR2_EN =0x02, // DP1.2 HBR2 setting is qualified and HBR2 can be enabled 757 ATOM_ENCODER_CAP_RECORD_HDMI6Gbps_EN =0x04, // HDMI2.0 6Gbps enable or not. 758 ATOM_ENCODER_CAP_RECORD_HBR3_EN =0x08, // DP1.3 HBR3 is supported by board. 759 ATOM_ENCODER_CAP_RECORD_USB_C_TYPE =0x100, // the DP connector is a USB-C type. 760 }; 761 762 struct atom_encoder_caps_record 763 { 764 struct atom_common_record_header record_header; //record_type = ATOM_ENCODER_CAP_RECORD_TYPE 765 uint32_t encodercaps; 766 }; 767 768 enum atom_connector_caps_def 769 { 770 ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY = 0x01, //a cap bit to indicate that this non-embedded display connector is an internal display 771 ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY_BL = 0x02, //a cap bit to indicate that this internal display requires BL control from GPU, refers to lcd_info for BL PWM freq 772 }; 773 774 struct atom_disp_connector_caps_record 775 { 776 struct atom_common_record_header record_header; 777 uint32_t connectcaps; 778 }; 779 780 //The following generic object gpio pin control record type will replace JTAG_RECORD/FPGA_CONTROL_RECORD/DVI_EXT_INPUT_RECORD above gradually 781 struct atom_gpio_pin_control_pair 782 { 783 uint8_t gpio_id; // GPIO_ID, find the corresponding ID in GPIO_LUT table 784 uint8_t gpio_pinstate; // Pin state showing how to set-up the pin 785 }; 786 787 struct atom_object_gpio_cntl_record 788 { 789 struct atom_common_record_header record_header; 790 uint8_t flag; // Future expnadibility 791 uint8_t number_of_pins; // Number of GPIO pins used to control the object 792 struct atom_gpio_pin_control_pair gpio[1]; // the real gpio pin pair determined by number of pins ucNumberOfPins 793 }; 794 795 //Definitions for GPIO pin state 796 enum atom_gpio_pin_control_pinstate_def 797 { 798 GPIO_PIN_TYPE_INPUT = 0x00, 799 GPIO_PIN_TYPE_OUTPUT = 0x10, 800 GPIO_PIN_TYPE_HW_CONTROL = 0x20, 801 802 //For GPIO_PIN_TYPE_OUTPUT the following is defined 803 GPIO_PIN_OUTPUT_STATE_MASK = 0x01, 804 GPIO_PIN_OUTPUT_STATE_SHIFT = 0, 805 GPIO_PIN_STATE_ACTIVE_LOW = 0x0, 806 GPIO_PIN_STATE_ACTIVE_HIGH = 0x1, 807 }; 808 809 // Indexes to GPIO array in GLSync record 810 // GLSync record is for Frame Lock/Gen Lock feature. 811 enum atom_glsync_record_gpio_index_def 812 { 813 ATOM_GPIO_INDEX_GLSYNC_REFCLK = 0, 814 ATOM_GPIO_INDEX_GLSYNC_HSYNC = 1, 815 ATOM_GPIO_INDEX_GLSYNC_VSYNC = 2, 816 ATOM_GPIO_INDEX_GLSYNC_SWAP_REQ = 3, 817 ATOM_GPIO_INDEX_GLSYNC_SWAP_GNT = 4, 818 ATOM_GPIO_INDEX_GLSYNC_INTERRUPT = 5, 819 ATOM_GPIO_INDEX_GLSYNC_V_RESET = 6, 820 ATOM_GPIO_INDEX_GLSYNC_SWAP_CNTL = 7, 821 ATOM_GPIO_INDEX_GLSYNC_SWAP_SEL = 8, 822 ATOM_GPIO_INDEX_GLSYNC_MAX = 9, 823 }; 824 825 826 struct atom_connector_hpdpin_lut_record //record for ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE 827 { 828 struct atom_common_record_header record_header; 829 uint8_t hpd_pin_map[8]; 830 }; 831 832 struct atom_connector_auxddc_lut_record //record for ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE 833 { 834 struct atom_common_record_header record_header; 835 uint8_t aux_ddc_map[8]; 836 }; 837 838 struct atom_connector_forced_tmds_cap_record 839 { 840 struct atom_common_record_header record_header; 841 // override TMDS capability on this connector when it operate in TMDS mode. usMaxTmdsClkRate = max TMDS Clock in Mhz/2.5 842 uint8_t maxtmdsclkrate_in2_5mhz; 843 uint8_t reserved; 844 }; 845 846 struct atom_connector_layout_info 847 { 848 uint16_t connectorobjid; 849 uint8_t connector_type; 850 uint8_t position; 851 }; 852 853 // define ATOM_CONNECTOR_LAYOUT_INFO.ucConnectorType to describe the display connector size 854 enum atom_connector_layout_info_connector_type_def 855 { 856 CONNECTOR_TYPE_DVI_D = 1, 857 858 CONNECTOR_TYPE_HDMI = 4, 859 CONNECTOR_TYPE_DISPLAY_PORT = 5, 860 CONNECTOR_TYPE_MINI_DISPLAY_PORT = 6, 861 }; 862 863 struct atom_bracket_layout_record 864 { 865 struct atom_common_record_header record_header; 866 uint8_t bracketlen; 867 uint8_t bracketwidth; 868 uint8_t conn_num; 869 uint8_t reserved; 870 struct atom_connector_layout_info conn_info[1]; 871 }; 872 873 enum atom_display_device_tag_def{ 874 ATOM_DISPLAY_LCD1_SUPPORT = 0x0002, //an embedded display is either an LVDS or eDP signal type of display 875 ATOM_DISPLAY_DFP1_SUPPORT = 0x0008, 876 ATOM_DISPLAY_DFP2_SUPPORT = 0x0080, 877 ATOM_DISPLAY_DFP3_SUPPORT = 0x0200, 878 ATOM_DISPLAY_DFP4_SUPPORT = 0x0400, 879 ATOM_DISPLAY_DFP5_SUPPORT = 0x0800, 880 ATOM_DISPLAY_DFP6_SUPPORT = 0x0040, 881 ATOM_DISPLAY_DFPx_SUPPORT = 0x0ec8, 882 }; 883 884 struct atom_display_object_path_v2 885 { 886 uint16_t display_objid; //Connector Object ID or Misc Object ID 887 uint16_t disp_recordoffset; 888 uint16_t encoderobjid; //first encoder closer to the connector, could be either an external or intenal encoder 889 uint16_t extencoderobjid; //2nd encoder after the first encoder, from the connector point of view; 890 uint16_t encoder_recordoffset; 891 uint16_t extencoder_recordoffset; 892 uint16_t device_tag; //a supported device vector, each display path starts with this.the paths are enumerated in the way of priority, a path appears first 893 uint8_t priority_id; 894 uint8_t reserved; 895 }; 896 897 struct display_object_info_table_v1_4 898 { 899 struct atom_common_table_header table_header; 900 uint16_t supporteddevices; 901 uint8_t number_of_path; 902 uint8_t reserved; 903 struct atom_display_object_path_v2 display_path[8]; //the real number of this included in the structure is calculated by using the (whole structure size - the header size- number_of_path)/size of atom_display_object_path 904 }; 905 906 907 /* 908 *************************************************************************** 909 Data Table dce_info structure 910 *************************************************************************** 911 */ 912 struct atom_display_controller_info_v4_1 913 { 914 struct atom_common_table_header table_header; 915 uint32_t display_caps; 916 uint32_t bootup_dispclk_10khz; 917 uint16_t dce_refclk_10khz; 918 uint16_t i2c_engine_refclk_10khz; 919 uint16_t dvi_ss_percentage; // in unit of 0.001% 920 uint16_t dvi_ss_rate_10hz; 921 uint16_t hdmi_ss_percentage; // in unit of 0.001% 922 uint16_t hdmi_ss_rate_10hz; 923 uint16_t dp_ss_percentage; // in unit of 0.001% 924 uint16_t dp_ss_rate_10hz; 925 uint8_t dvi_ss_mode; // enum of atom_spread_spectrum_mode 926 uint8_t hdmi_ss_mode; // enum of atom_spread_spectrum_mode 927 uint8_t dp_ss_mode; // enum of atom_spread_spectrum_mode 928 uint8_t ss_reserved; 929 uint8_t hardcode_mode_num; // a hardcode mode number defined in StandardVESA_TimingTable when a CRT or DFP EDID is not available 930 uint8_t reserved1[3]; 931 uint16_t dpphy_refclk_10khz; 932 uint16_t reserved2; 933 uint8_t dceip_min_ver; 934 uint8_t dceip_max_ver; 935 uint8_t max_disp_pipe_num; 936 uint8_t max_vbios_active_disp_pipe_num; 937 uint8_t max_ppll_num; 938 uint8_t max_disp_phy_num; 939 uint8_t max_aux_pairs; 940 uint8_t remotedisplayconfig; 941 uint8_t reserved3[8]; 942 }; 943 944 struct atom_display_controller_info_v4_2 945 { 946 struct atom_common_table_header table_header; 947 uint32_t display_caps; 948 uint32_t bootup_dispclk_10khz; 949 uint16_t dce_refclk_10khz; 950 uint16_t i2c_engine_refclk_10khz; 951 uint16_t dvi_ss_percentage; // in unit of 0.001% 952 uint16_t dvi_ss_rate_10hz; 953 uint16_t hdmi_ss_percentage; // in unit of 0.001% 954 uint16_t hdmi_ss_rate_10hz; 955 uint16_t dp_ss_percentage; // in unit of 0.001% 956 uint16_t dp_ss_rate_10hz; 957 uint8_t dvi_ss_mode; // enum of atom_spread_spectrum_mode 958 uint8_t hdmi_ss_mode; // enum of atom_spread_spectrum_mode 959 uint8_t dp_ss_mode; // enum of atom_spread_spectrum_mode 960 uint8_t ss_reserved; 961 uint8_t dfp_hardcode_mode_num; // DFP hardcode mode number defined in StandardVESA_TimingTable when EDID is not available 962 uint8_t dfp_hardcode_refreshrate;// DFP hardcode mode refreshrate defined in StandardVESA_TimingTable when EDID is not available 963 uint8_t vga_hardcode_mode_num; // VGA hardcode mode number defined in StandardVESA_TimingTable when EDID is not avablable 964 uint8_t vga_hardcode_refreshrate;// VGA hardcode mode number defined in StandardVESA_TimingTable when EDID is not avablable 965 uint16_t dpphy_refclk_10khz; 966 uint16_t reserved2; 967 uint8_t dcnip_min_ver; 968 uint8_t dcnip_max_ver; 969 uint8_t max_disp_pipe_num; 970 uint8_t max_vbios_active_disp_pipe_num; 971 uint8_t max_ppll_num; 972 uint8_t max_disp_phy_num; 973 uint8_t max_aux_pairs; 974 uint8_t remotedisplayconfig; 975 uint8_t reserved3[8]; 976 }; 977 978 struct atom_display_controller_info_v4_4 { 979 struct atom_common_table_header table_header; 980 uint32_t display_caps; 981 uint32_t bootup_dispclk_10khz; 982 uint16_t dce_refclk_10khz; 983 uint16_t i2c_engine_refclk_10khz; 984 uint16_t dvi_ss_percentage; // in unit of 0.001% 985 uint16_t dvi_ss_rate_10hz; 986 uint16_t hdmi_ss_percentage; // in unit of 0.001% 987 uint16_t hdmi_ss_rate_10hz; 988 uint16_t dp_ss_percentage; // in unit of 0.001% 989 uint16_t dp_ss_rate_10hz; 990 uint8_t dvi_ss_mode; // enum of atom_spread_spectrum_mode 991 uint8_t hdmi_ss_mode; // enum of atom_spread_spectrum_mode 992 uint8_t dp_ss_mode; // enum of atom_spread_spectrum_mode 993 uint8_t ss_reserved; 994 uint8_t dfp_hardcode_mode_num; // DFP hardcode mode number defined in StandardVESA_TimingTable when EDID is not available 995 uint8_t dfp_hardcode_refreshrate;// DFP hardcode mode refreshrate defined in StandardVESA_TimingTable when EDID is not available 996 uint8_t vga_hardcode_mode_num; // VGA hardcode mode number defined in StandardVESA_TimingTable when EDID is not avablable 997 uint8_t vga_hardcode_refreshrate;// VGA hardcode mode number defined in StandardVESA_TimingTable when EDID is not avablable 998 uint16_t dpphy_refclk_10khz; 999 uint16_t hw_chip_id; 1000 uint8_t dcnip_min_ver; 1001 uint8_t dcnip_max_ver; 1002 uint8_t max_disp_pipe_num; 1003 uint8_t max_vbios_active_disp_pipum; 1004 uint8_t max_ppll_num; 1005 uint8_t max_disp_phy_num; 1006 uint8_t max_aux_pairs; 1007 uint8_t remotedisplayconfig; 1008 uint32_t dispclk_pll_vco_freq; 1009 uint32_t dp_ref_clk_freq; 1010 uint32_t max_mclk_chg_lat; // Worst case blackout duration for a memory clock frequency (p-state) change, units of 100s of ns (0.1 us) 1011 uint32_t max_sr_exit_lat; // Worst case memory self refresh exit time, units of 100ns of ns (0.1us) 1012 uint32_t max_sr_enter_exit_lat; // Worst case memory self refresh entry followed by immediate exit time, units of 100ns of ns (0.1us) 1013 uint16_t dc_golden_table_offset; // point of struct of atom_dc_golden_table_vxx 1014 uint16_t dc_golden_table_ver; 1015 uint32_t reserved3[3]; 1016 }; 1017 1018 struct atom_dc_golden_table_v1 1019 { 1020 uint32_t aux_dphy_rx_control0_val; 1021 uint32_t aux_dphy_tx_control_val; 1022 uint32_t aux_dphy_rx_control1_val; 1023 uint32_t dc_gpio_aux_ctrl_0_val; 1024 uint32_t dc_gpio_aux_ctrl_1_val; 1025 uint32_t dc_gpio_aux_ctrl_2_val; 1026 uint32_t dc_gpio_aux_ctrl_3_val; 1027 uint32_t dc_gpio_aux_ctrl_4_val; 1028 uint32_t dc_gpio_aux_ctrl_5_val; 1029 uint32_t reserved[23]; 1030 }; 1031 1032 enum dce_info_caps_def 1033 { 1034 // only for VBIOS 1035 DCE_INFO_CAPS_FORCE_DISPDEV_CONNECTED =0x02, 1036 // only for VBIOS 1037 DCE_INFO_CAPS_DISABLE_DFP_DP_HBR2 =0x04, 1038 // only for VBIOS 1039 DCE_INFO_CAPS_ENABLE_INTERLAC_TIMING =0x08, 1040 1041 }; 1042 1043 /* 1044 *************************************************************************** 1045 Data Table ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO structure 1046 *************************************************************************** 1047 */ 1048 struct atom_ext_display_path 1049 { 1050 uint16_t device_tag; //A bit vector to show what devices are supported 1051 uint16_t device_acpi_enum; //16bit device ACPI id. 1052 uint16_t connectorobjid; //A physical connector for displays to plug in, using object connector definitions 1053 uint8_t auxddclut_index; //An index into external AUX/DDC channel LUT 1054 uint8_t hpdlut_index; //An index into external HPD pin LUT 1055 uint16_t ext_encoder_objid; //external encoder object id 1056 uint8_t channelmapping; // if ucChannelMapping=0, using default one to one mapping 1057 uint8_t chpninvert; // bit vector for up to 8 lanes, =0: P and N is not invert, =1 P and N is inverted 1058 uint16_t caps; 1059 uint16_t reserved; 1060 }; 1061 1062 //usCaps 1063 enum ext_display_path_cap_def { 1064 EXT_DISPLAY_PATH_CAPS__HBR2_DISABLE = 0x0001, 1065 EXT_DISPLAY_PATH_CAPS__DP_FIXED_VS_EN = 0x0002, 1066 EXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK = 0x007C, 1067 EXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204 = (0x01 << 2), //PI redriver chip 1068 EXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT = (0x02 << 2), //TI retimer chip 1069 EXT_DISPLAY_PATH_CAPS__HDMI20_PARADE_PS175 = (0x03 << 2) //Parade DP->HDMI recoverter chip 1070 }; 1071 1072 struct atom_external_display_connection_info 1073 { 1074 struct atom_common_table_header table_header; 1075 uint8_t guid[16]; // a GUID is a 16 byte long string 1076 struct atom_ext_display_path path[7]; // total of fixed 7 entries. 1077 uint8_t checksum; // a simple Checksum of the sum of whole structure equal to 0x0. 1078 uint8_t stereopinid; // use for eDP panel 1079 uint8_t remotedisplayconfig; 1080 uint8_t edptolvdsrxid; 1081 uint8_t fixdpvoltageswing; // usCaps[1]=1, this indicate DP_LANE_SET value 1082 uint8_t reserved[3]; // for potential expansion 1083 }; 1084 1085 /* 1086 *************************************************************************** 1087 Data Table integratedsysteminfo structure 1088 *************************************************************************** 1089 */ 1090 1091 struct atom_camera_dphy_timing_param 1092 { 1093 uint8_t profile_id; // SENSOR_PROFILES 1094 uint32_t param; 1095 }; 1096 1097 struct atom_camera_dphy_elec_param 1098 { 1099 uint16_t param[3]; 1100 }; 1101 1102 struct atom_camera_module_info 1103 { 1104 uint8_t module_id; // 0: Rear, 1: Front right of user, 2: Front left of user 1105 uint8_t module_name[8]; 1106 struct atom_camera_dphy_timing_param timingparam[6]; // Exact number is under estimation and confirmation from sensor vendor 1107 }; 1108 1109 struct atom_camera_flashlight_info 1110 { 1111 uint8_t flashlight_id; // 0: Rear, 1: Front 1112 uint8_t name[8]; 1113 }; 1114 1115 struct atom_camera_data 1116 { 1117 uint32_t versionCode; 1118 struct atom_camera_module_info cameraInfo[3]; // Assuming 3 camera sensors max 1119 struct atom_camera_flashlight_info flashInfo; // Assuming 1 flashlight max 1120 struct atom_camera_dphy_elec_param dphy_param; 1121 uint32_t crc_val; // CRC 1122 }; 1123 1124 1125 struct atom_14nm_dpphy_dvihdmi_tuningset 1126 { 1127 uint32_t max_symclk_in10khz; 1128 uint8_t encoder_mode; //atom_encode_mode_def, =2: DVI, =3: HDMI mode 1129 uint8_t phy_sel; //bit vector of phy, bit0= phya, bit1=phyb, ....bit5 = phyf 1130 uint16_t margindeemph; //COMMON_MAR_DEEMPH_NOM[7:0]tx_margin_nom [15:8]deemph_gen1_nom 1131 uint8_t deemph_6db_4; //COMMON_SELDEEMPH60[31:24]deemph_6db_4 1132 uint8_t boostadj; //CMD_BUS_GLOBAL_FOR_TX_LANE0 [19:16]tx_boost_adj [20]tx_boost_en [23:22]tx_binary_ron_code_offset 1133 uint8_t tx_driver_fifty_ohms; //COMMON_ZCALCODE_CTRL[21].tx_driver_fifty_ohms 1134 uint8_t deemph_sel; //MARGIN_DEEMPH_LANE0.DEEMPH_SEL 1135 }; 1136 1137 struct atom_14nm_dpphy_dp_setting{ 1138 uint8_t dp_vs_pemph_level; //enum of atom_dp_vs_preemph_def 1139 uint16_t margindeemph; //COMMON_MAR_DEEMPH_NOM[7:0]tx_margin_nom [15:8]deemph_gen1_nom 1140 uint8_t deemph_6db_4; //COMMON_SELDEEMPH60[31:24]deemph_6db_4 1141 uint8_t boostadj; //CMD_BUS_GLOBAL_FOR_TX_LANE0 [19:16]tx_boost_adj [20]tx_boost_en [23:22]tx_binary_ron_code_offset 1142 }; 1143 1144 struct atom_14nm_dpphy_dp_tuningset{ 1145 uint8_t phy_sel; // bit vector of phy, bit0= phya, bit1=phyb, ....bit5 = phyf 1146 uint8_t version; 1147 uint16_t table_size; // size of atom_14nm_dpphy_dp_tuningset 1148 uint16_t reserved; 1149 struct atom_14nm_dpphy_dp_setting dptuning[10]; 1150 }; 1151 1152 struct atom_14nm_dig_transmitter_info_header_v4_0{ 1153 struct atom_common_table_header table_header; 1154 uint16_t pcie_phy_tmds_hdmi_macro_settings_offset; // offset of PCIEPhyTMDSHDMIMacroSettingsTbl 1155 uint16_t uniphy_vs_emph_lookup_table_offset; // offset of UniphyVSEmphLookUpTbl 1156 uint16_t uniphy_xbar_settings_table_offset; // offset of UniphyXbarSettingsTbl 1157 }; 1158 1159 struct atom_14nm_combphy_tmds_vs_set 1160 { 1161 uint8_t sym_clk; 1162 uint8_t dig_mode; 1163 uint8_t phy_sel; 1164 uint16_t common_mar_deemph_nom__margin_deemph_val; 1165 uint8_t common_seldeemph60__deemph_6db_4_val; 1166 uint8_t cmd_bus_global_for_tx_lane0__boostadj_val ; 1167 uint8_t common_zcalcode_ctrl__tx_driver_fifty_ohms_val; 1168 uint8_t margin_deemph_lane0__deemph_sel_val; 1169 }; 1170 1171 struct atom_DCN_dpphy_dvihdmi_tuningset 1172 { 1173 uint32_t max_symclk_in10khz; 1174 uint8_t encoder_mode; //atom_encode_mode_def, =2: DVI, =3: HDMI mode 1175 uint8_t phy_sel; //bit vector of phy, bit0= phya, bit1=phyb, ....bit5 = phyf 1176 uint8_t tx_eq_main; // map to RDPCSTX_PHY_FUSE0/1/2/3[5:0](EQ_MAIN) 1177 uint8_t tx_eq_pre; // map to RDPCSTX_PHY_FUSE0/1/2/3[11:6](EQ_PRE) 1178 uint8_t tx_eq_post; // map to RDPCSTX_PHY_FUSE0/1/2/3[17:12](EQ_POST) 1179 uint8_t reserved1; 1180 uint8_t tx_vboost_lvl; // tx_vboost_lvl, map to RDPCSTX_PHY_CNTL0.RDPCS_PHY_TX_VBOOST_LVL 1181 uint8_t reserved2; 1182 }; 1183 1184 struct atom_DCN_dpphy_dp_setting{ 1185 uint8_t dp_vs_pemph_level; //enum of atom_dp_vs_preemph_def 1186 uint8_t tx_eq_main; // map to RDPCSTX_PHY_FUSE0/1/2/3[5:0](EQ_MAIN) 1187 uint8_t tx_eq_pre; // map to RDPCSTX_PHY_FUSE0/1/2/3[11:6](EQ_PRE) 1188 uint8_t tx_eq_post; // map to RDPCSTX_PHY_FUSE0/1/2/3[17:12](EQ_POST) 1189 uint8_t tx_vboost_lvl; // tx_vboost_lvl, map to RDPCSTX_PHY_CNTL0.RDPCS_PHY_TX_VBOOST_LVL 1190 }; 1191 1192 struct atom_DCN_dpphy_dp_tuningset{ 1193 uint8_t phy_sel; // bit vector of phy, bit0= phya, bit1=phyb, ....bit5 = phyf 1194 uint8_t version; 1195 uint16_t table_size; // size of atom_14nm_dpphy_dp_setting 1196 uint16_t reserved; 1197 struct atom_DCN_dpphy_dp_setting dptunings[10]; 1198 }; 1199 1200 struct atom_i2c_reg_info { 1201 uint8_t ucI2cRegIndex; 1202 uint8_t ucI2cRegVal; 1203 }; 1204 1205 struct atom_hdmi_retimer_redriver_set { 1206 uint8_t HdmiSlvAddr; 1207 uint8_t HdmiRegNum; 1208 uint8_t Hdmi6GRegNum; 1209 struct atom_i2c_reg_info HdmiRegSetting[9]; //For non 6G Hz use 1210 struct atom_i2c_reg_info Hdmi6GhzRegSetting[3]; //For 6G Hz use. 1211 }; 1212 1213 struct atom_integrated_system_info_v1_11 1214 { 1215 struct atom_common_table_header table_header; 1216 uint32_t vbios_misc; //enum of atom_system_vbiosmisc_def 1217 uint32_t gpucapinfo; //enum of atom_system_gpucapinf_def 1218 uint32_t system_config; 1219 uint32_t cpucapinfo; 1220 uint16_t gpuclk_ss_percentage; //unit of 0.001%, 1000 mean 1% 1221 uint16_t gpuclk_ss_type; 1222 uint16_t lvds_ss_percentage; //unit of 0.001%, 1000 mean 1% 1223 uint16_t lvds_ss_rate_10hz; 1224 uint16_t hdmi_ss_percentage; //unit of 0.001%, 1000 mean 1% 1225 uint16_t hdmi_ss_rate_10hz; 1226 uint16_t dvi_ss_percentage; //unit of 0.001%, 1000 mean 1% 1227 uint16_t dvi_ss_rate_10hz; 1228 uint16_t dpphy_override; // bit vector, enum of atom_sysinfo_dpphy_override_def 1229 uint16_t lvds_misc; // enum of atom_sys_info_lvds_misc_def 1230 uint16_t backlight_pwm_hz; // pwm frequency in hz 1231 uint8_t memorytype; // enum of atom_dmi_t17_mem_type_def, APU memory type indication. 1232 uint8_t umachannelnumber; // number of memory channels 1233 uint8_t pwr_on_digon_to_de; /* all pwr sequence numbers below are in uint of 4ms */ 1234 uint8_t pwr_on_de_to_vary_bl; 1235 uint8_t pwr_down_vary_bloff_to_de; 1236 uint8_t pwr_down_de_to_digoff; 1237 uint8_t pwr_off_delay; 1238 uint8_t pwr_on_vary_bl_to_blon; 1239 uint8_t pwr_down_bloff_to_vary_bloff; 1240 uint8_t min_allowed_bl_level; 1241 uint8_t htc_hyst_limit; 1242 uint8_t htc_tmp_limit; 1243 uint8_t reserved1; 1244 uint8_t reserved2; 1245 struct atom_external_display_connection_info extdispconninfo; 1246 struct atom_14nm_dpphy_dvihdmi_tuningset dvi_tuningset; 1247 struct atom_14nm_dpphy_dvihdmi_tuningset hdmi_tuningset; 1248 struct atom_14nm_dpphy_dvihdmi_tuningset hdmi6g_tuningset; 1249 struct atom_14nm_dpphy_dp_tuningset dp_tuningset; // rbr 1.62G dp tuning set 1250 struct atom_14nm_dpphy_dp_tuningset dp_hbr3_tuningset; // HBR3 dp tuning set 1251 struct atom_camera_data camera_info; 1252 struct atom_hdmi_retimer_redriver_set dp0_retimer_set; //for DP0 1253 struct atom_hdmi_retimer_redriver_set dp1_retimer_set; //for DP1 1254 struct atom_hdmi_retimer_redriver_set dp2_retimer_set; //for DP2 1255 struct atom_hdmi_retimer_redriver_set dp3_retimer_set; //for DP3 1256 struct atom_14nm_dpphy_dp_tuningset dp_hbr_tuningset; //hbr 2.7G dp tuning set 1257 struct atom_14nm_dpphy_dp_tuningset dp_hbr2_tuningset; //hbr2 5.4G dp turnig set 1258 struct atom_14nm_dpphy_dp_tuningset edp_tuningset; //edp tuning set 1259 uint32_t reserved[66]; 1260 }; 1261 1262 struct atom_integrated_system_info_v1_12 1263 { 1264 struct atom_common_table_header table_header; 1265 uint32_t vbios_misc; //enum of atom_system_vbiosmisc_def 1266 uint32_t gpucapinfo; //enum of atom_system_gpucapinf_def 1267 uint32_t system_config; 1268 uint32_t cpucapinfo; 1269 uint16_t gpuclk_ss_percentage; //unit of 0.001%, 1000 mean 1% 1270 uint16_t gpuclk_ss_type; 1271 uint16_t lvds_ss_percentage; //unit of 0.001%, 1000 mean 1% 1272 uint16_t lvds_ss_rate_10hz; 1273 uint16_t hdmi_ss_percentage; //unit of 0.001%, 1000 mean 1% 1274 uint16_t hdmi_ss_rate_10hz; 1275 uint16_t dvi_ss_percentage; //unit of 0.001%, 1000 mean 1% 1276 uint16_t dvi_ss_rate_10hz; 1277 uint16_t dpphy_override; // bit vector, enum of atom_sysinfo_dpphy_override_def 1278 uint16_t lvds_misc; // enum of atom_sys_info_lvds_misc_def 1279 uint16_t backlight_pwm_hz; // pwm frequency in hz 1280 uint8_t memorytype; // enum of atom_dmi_t17_mem_type_def, APU memory type indication. 1281 uint8_t umachannelnumber; // number of memory channels 1282 uint8_t pwr_on_digon_to_de; // all pwr sequence numbers below are in uint of 4ms // 1283 uint8_t pwr_on_de_to_vary_bl; 1284 uint8_t pwr_down_vary_bloff_to_de; 1285 uint8_t pwr_down_de_to_digoff; 1286 uint8_t pwr_off_delay; 1287 uint8_t pwr_on_vary_bl_to_blon; 1288 uint8_t pwr_down_bloff_to_vary_bloff; 1289 uint8_t min_allowed_bl_level; 1290 uint8_t htc_hyst_limit; 1291 uint8_t htc_tmp_limit; 1292 uint8_t reserved1; 1293 uint8_t reserved2; 1294 struct atom_external_display_connection_info extdispconninfo; 1295 struct atom_DCN_dpphy_dvihdmi_tuningset TMDS_tuningset; 1296 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK5_tuningset; 1297 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK8_tuningset; 1298 struct atom_DCN_dpphy_dp_tuningset rbr_tuningset; // rbr 1.62G dp tuning set 1299 struct atom_DCN_dpphy_dp_tuningset hbr3_tuningset; // HBR3 dp tuning set 1300 struct atom_camera_data camera_info; 1301 struct atom_hdmi_retimer_redriver_set dp0_retimer_set; //for DP0 1302 struct atom_hdmi_retimer_redriver_set dp1_retimer_set; //for DP1 1303 struct atom_hdmi_retimer_redriver_set dp2_retimer_set; //for DP2 1304 struct atom_hdmi_retimer_redriver_set dp3_retimer_set; //for DP3 1305 struct atom_DCN_dpphy_dp_tuningset hbr_tuningset; //hbr 2.7G dp tuning set 1306 struct atom_DCN_dpphy_dp_tuningset hbr2_tuningset; //hbr2 5.4G dp turnig set 1307 struct atom_DCN_dpphy_dp_tuningset edp_tunings; //edp tuning set 1308 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK6_tuningset; 1309 uint32_t reserved[63]; 1310 }; 1311 1312 struct edp_info_table 1313 { 1314 uint16_t edp_backlight_pwm_hz; 1315 uint16_t edp_ss_percentage; 1316 uint16_t edp_ss_rate_10hz; 1317 uint16_t reserved1; 1318 uint32_t reserved2; 1319 uint8_t edp_pwr_on_off_delay; 1320 uint8_t edp_pwr_on_vary_bl_to_blon; 1321 uint8_t edp_pwr_down_bloff_to_vary_bloff; 1322 uint8_t edp_panel_bpc; 1323 uint8_t edp_bootup_bl_level; 1324 uint8_t reserved3[3]; 1325 uint32_t reserved4[3]; 1326 }; 1327 1328 struct atom_integrated_system_info_v2_1 1329 { 1330 struct atom_common_table_header table_header; 1331 uint32_t vbios_misc; //enum of atom_system_vbiosmisc_def 1332 uint32_t gpucapinfo; //enum of atom_system_gpucapinf_def 1333 uint32_t system_config; 1334 uint32_t cpucapinfo; 1335 uint16_t gpuclk_ss_percentage; //unit of 0.001%, 1000 mean 1% 1336 uint16_t gpuclk_ss_type; 1337 uint16_t dpphy_override; // bit vector, enum of atom_sysinfo_dpphy_override_def 1338 uint8_t memorytype; // enum of atom_dmi_t17_mem_type_def, APU memory type indication. 1339 uint8_t umachannelnumber; // number of memory channels 1340 uint8_t htc_hyst_limit; 1341 uint8_t htc_tmp_limit; 1342 uint8_t reserved1; 1343 uint8_t reserved2; 1344 struct edp_info_table edp1_info; 1345 struct edp_info_table edp2_info; 1346 uint32_t reserved3[8]; 1347 struct atom_external_display_connection_info extdispconninfo; 1348 struct atom_DCN_dpphy_dvihdmi_tuningset TMDS_tuningset; 1349 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK5_tuningset; //add clk6 1350 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK6_tuningset; 1351 struct atom_DCN_dpphy_dvihdmi_tuningset hdmiCLK8_tuningset; 1352 uint32_t reserved4[6];//reserve 2*sizeof(atom_DCN_dpphy_dvihdmi_tuningset) 1353 struct atom_DCN_dpphy_dp_tuningset rbr_tuningset; // rbr 1.62G dp tuning set 1354 struct atom_DCN_dpphy_dp_tuningset hbr_tuningset; //hbr 2.7G dp tuning set 1355 struct atom_DCN_dpphy_dp_tuningset hbr2_tuningset; //hbr2 5.4G dp turnig set 1356 struct atom_DCN_dpphy_dp_tuningset hbr3_tuningset; // HBR3 dp tuning set 1357 struct atom_DCN_dpphy_dp_tuningset edp_tunings; //edp tuning set 1358 uint32_t reserved5[28];//reserve 2*sizeof(atom_DCN_dpphy_dp_tuningset) 1359 struct atom_hdmi_retimer_redriver_set dp0_retimer_set; //for DP0 1360 struct atom_hdmi_retimer_redriver_set dp1_retimer_set; //for DP1 1361 struct atom_hdmi_retimer_redriver_set dp2_retimer_set; //for DP2 1362 struct atom_hdmi_retimer_redriver_set dp3_retimer_set; //for DP3 1363 uint32_t reserved6[30];// reserve size of(atom_camera_data) for camera_info 1364 uint32_t reserved7[32]; 1365 1366 }; 1367 1368 // system_config 1369 enum atom_system_vbiosmisc_def{ 1370 INTEGRATED_SYSTEM_INFO__GET_EDID_CALLBACK_FUNC_SUPPORT = 0x01, 1371 }; 1372 1373 1374 // gpucapinfo 1375 enum atom_system_gpucapinf_def{ 1376 SYS_INFO_GPUCAPS__ENABEL_DFS_BYPASS = 0x10, 1377 }; 1378 1379 //dpphy_override 1380 enum atom_sysinfo_dpphy_override_def{ 1381 ATOM_ENABLE_DVI_TUNINGSET = 0x01, 1382 ATOM_ENABLE_HDMI_TUNINGSET = 0x02, 1383 ATOM_ENABLE_HDMI6G_TUNINGSET = 0x04, 1384 ATOM_ENABLE_DP_TUNINGSET = 0x08, 1385 ATOM_ENABLE_DP_HBR3_TUNINGSET = 0x10, 1386 }; 1387 1388 //lvds_misc 1389 enum atom_sys_info_lvds_misc_def 1390 { 1391 SYS_INFO_LVDS_MISC_888_FPDI_MODE =0x01, 1392 SYS_INFO_LVDS_MISC_888_BPC_MODE =0x04, 1393 SYS_INFO_LVDS_MISC_OVERRIDE_EN =0x08, 1394 }; 1395 1396 1397 //memorytype DMI Type 17 offset 12h - Memory Type 1398 enum atom_dmi_t17_mem_type_def{ 1399 OtherMemType = 0x01, ///< Assign 01 to Other 1400 UnknownMemType, ///< Assign 02 to Unknown 1401 DramMemType, ///< Assign 03 to DRAM 1402 EdramMemType, ///< Assign 04 to EDRAM 1403 VramMemType, ///< Assign 05 to VRAM 1404 SramMemType, ///< Assign 06 to SRAM 1405 RamMemType, ///< Assign 07 to RAM 1406 RomMemType, ///< Assign 08 to ROM 1407 FlashMemType, ///< Assign 09 to Flash 1408 EepromMemType, ///< Assign 10 to EEPROM 1409 FepromMemType, ///< Assign 11 to FEPROM 1410 EpromMemType, ///< Assign 12 to EPROM 1411 CdramMemType, ///< Assign 13 to CDRAM 1412 ThreeDramMemType, ///< Assign 14 to 3DRAM 1413 SdramMemType, ///< Assign 15 to SDRAM 1414 SgramMemType, ///< Assign 16 to SGRAM 1415 RdramMemType, ///< Assign 17 to RDRAM 1416 DdrMemType, ///< Assign 18 to DDR 1417 Ddr2MemType, ///< Assign 19 to DDR2 1418 Ddr2FbdimmMemType, ///< Assign 20 to DDR2 FB-DIMM 1419 Ddr3MemType = 0x18, ///< Assign 24 to DDR3 1420 Fbd2MemType, ///< Assign 25 to FBD2 1421 Ddr4MemType, ///< Assign 26 to DDR4 1422 LpDdrMemType, ///< Assign 27 to LPDDR 1423 LpDdr2MemType, ///< Assign 28 to LPDDR2 1424 LpDdr3MemType, ///< Assign 29 to LPDDR3 1425 LpDdr4MemType, ///< Assign 30 to LPDDR4 1426 GDdr6MemType, ///< Assign 31 to GDDR6 1427 HbmMemType, ///< Assign 32 to HBM 1428 Hbm2MemType, ///< Assign 33 to HBM2 1429 Ddr5MemType, ///< Assign 34 to DDR5 1430 LpDdr5MemType, ///< Assign 35 to LPDDR5 1431 }; 1432 1433 1434 // this Table is used starting from NL/AM, used by SBIOS and pass the IntegratedSystemInfoTable/PowerPlayInfoTable/SystemCameraInfoTable 1435 struct atom_fusion_system_info_v4 1436 { 1437 struct atom_integrated_system_info_v1_11 sysinfo; // refer to ATOM_INTEGRATED_SYSTEM_INFO_V1_8 definition 1438 uint32_t powerplayinfo[256]; // Reserve 1024 bytes space for PowerPlayInfoTable 1439 }; 1440 1441 1442 /* 1443 *************************************************************************** 1444 Data Table gfx_info structure 1445 *************************************************************************** 1446 */ 1447 1448 struct atom_gfx_info_v2_2 1449 { 1450 struct atom_common_table_header table_header; 1451 uint8_t gfxip_min_ver; 1452 uint8_t gfxip_max_ver; 1453 uint8_t max_shader_engines; 1454 uint8_t max_tile_pipes; 1455 uint8_t max_cu_per_sh; 1456 uint8_t max_sh_per_se; 1457 uint8_t max_backends_per_se; 1458 uint8_t max_texture_channel_caches; 1459 uint32_t regaddr_cp_dma_src_addr; 1460 uint32_t regaddr_cp_dma_src_addr_hi; 1461 uint32_t regaddr_cp_dma_dst_addr; 1462 uint32_t regaddr_cp_dma_dst_addr_hi; 1463 uint32_t regaddr_cp_dma_command; 1464 uint32_t regaddr_cp_status; 1465 uint32_t regaddr_rlc_gpu_clock_32; 1466 uint32_t rlc_gpu_timer_refclk; 1467 }; 1468 1469 struct atom_gfx_info_v2_3 { 1470 struct atom_common_table_header table_header; 1471 uint8_t gfxip_min_ver; 1472 uint8_t gfxip_max_ver; 1473 uint8_t max_shader_engines; 1474 uint8_t max_tile_pipes; 1475 uint8_t max_cu_per_sh; 1476 uint8_t max_sh_per_se; 1477 uint8_t max_backends_per_se; 1478 uint8_t max_texture_channel_caches; 1479 uint32_t regaddr_cp_dma_src_addr; 1480 uint32_t regaddr_cp_dma_src_addr_hi; 1481 uint32_t regaddr_cp_dma_dst_addr; 1482 uint32_t regaddr_cp_dma_dst_addr_hi; 1483 uint32_t regaddr_cp_dma_command; 1484 uint32_t regaddr_cp_status; 1485 uint32_t regaddr_rlc_gpu_clock_32; 1486 uint32_t rlc_gpu_timer_refclk; 1487 uint8_t active_cu_per_sh; 1488 uint8_t active_rb_per_se; 1489 uint16_t gcgoldenoffset; 1490 uint32_t rm21_sram_vmin_value; 1491 }; 1492 1493 struct atom_gfx_info_v2_4 1494 { 1495 struct atom_common_table_header table_header; 1496 uint8_t gfxip_min_ver; 1497 uint8_t gfxip_max_ver; 1498 uint8_t max_shader_engines; 1499 uint8_t reserved; 1500 uint8_t max_cu_per_sh; 1501 uint8_t max_sh_per_se; 1502 uint8_t max_backends_per_se; 1503 uint8_t max_texture_channel_caches; 1504 uint32_t regaddr_cp_dma_src_addr; 1505 uint32_t regaddr_cp_dma_src_addr_hi; 1506 uint32_t regaddr_cp_dma_dst_addr; 1507 uint32_t regaddr_cp_dma_dst_addr_hi; 1508 uint32_t regaddr_cp_dma_command; 1509 uint32_t regaddr_cp_status; 1510 uint32_t regaddr_rlc_gpu_clock_32; 1511 uint32_t rlc_gpu_timer_refclk; 1512 uint8_t active_cu_per_sh; 1513 uint8_t active_rb_per_se; 1514 uint16_t gcgoldenoffset; 1515 uint16_t gc_num_gprs; 1516 uint16_t gc_gsprim_buff_depth; 1517 uint16_t gc_parameter_cache_depth; 1518 uint16_t gc_wave_size; 1519 uint16_t gc_max_waves_per_simd; 1520 uint16_t gc_lds_size; 1521 uint8_t gc_num_max_gs_thds; 1522 uint8_t gc_gs_table_depth; 1523 uint8_t gc_double_offchip_lds_buffer; 1524 uint8_t gc_max_scratch_slots_per_cu; 1525 uint32_t sram_rm_fuses_val; 1526 uint32_t sram_custom_rm_fuses_val; 1527 }; 1528 1529 /* 1530 *************************************************************************** 1531 Data Table smu_info structure 1532 *************************************************************************** 1533 */ 1534 struct atom_smu_info_v3_1 1535 { 1536 struct atom_common_table_header table_header; 1537 uint8_t smuip_min_ver; 1538 uint8_t smuip_max_ver; 1539 uint8_t smu_rsd1; 1540 uint8_t gpuclk_ss_mode; // enum of atom_spread_spectrum_mode 1541 uint16_t sclk_ss_percentage; 1542 uint16_t sclk_ss_rate_10hz; 1543 uint16_t gpuclk_ss_percentage; // in unit of 0.001% 1544 uint16_t gpuclk_ss_rate_10hz; 1545 uint32_t core_refclk_10khz; 1546 uint8_t ac_dc_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for AC/DC switching, =0xff means invalid 1547 uint8_t ac_dc_polarity; // GPIO polarity for AC/DC switching 1548 uint8_t vr0hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR0 HOT event, =0xff means invalid 1549 uint8_t vr0hot_polarity; // GPIO polarity for VR0 HOT event 1550 uint8_t vr1hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR1 HOT event , =0xff means invalid 1551 uint8_t vr1hot_polarity; // GPIO polarity for VR1 HOT event 1552 uint8_t fw_ctf_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for CTF, =0xff means invalid 1553 uint8_t fw_ctf_polarity; // GPIO polarity for CTF 1554 }; 1555 1556 struct atom_smu_info_v3_2 { 1557 struct atom_common_table_header table_header; 1558 uint8_t smuip_min_ver; 1559 uint8_t smuip_max_ver; 1560 uint8_t smu_rsd1; 1561 uint8_t gpuclk_ss_mode; 1562 uint16_t sclk_ss_percentage; 1563 uint16_t sclk_ss_rate_10hz; 1564 uint16_t gpuclk_ss_percentage; // in unit of 0.001% 1565 uint16_t gpuclk_ss_rate_10hz; 1566 uint32_t core_refclk_10khz; 1567 uint8_t ac_dc_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for AC/DC switching, =0xff means invalid 1568 uint8_t ac_dc_polarity; // GPIO polarity for AC/DC switching 1569 uint8_t vr0hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR0 HOT event, =0xff means invalid 1570 uint8_t vr0hot_polarity; // GPIO polarity for VR0 HOT event 1571 uint8_t vr1hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR1 HOT event , =0xff means invalid 1572 uint8_t vr1hot_polarity; // GPIO polarity for VR1 HOT event 1573 uint8_t fw_ctf_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for CTF, =0xff means invalid 1574 uint8_t fw_ctf_polarity; // GPIO polarity for CTF 1575 uint8_t pcc_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for PCC, =0xff means invalid 1576 uint8_t pcc_gpio_polarity; // GPIO polarity for CTF 1577 uint16_t smugoldenoffset; 1578 uint32_t gpupll_vco_freq_10khz; 1579 uint32_t bootup_smnclk_10khz; 1580 uint32_t bootup_socclk_10khz; 1581 uint32_t bootup_mp0clk_10khz; 1582 uint32_t bootup_mp1clk_10khz; 1583 uint32_t bootup_lclk_10khz; 1584 uint32_t bootup_dcefclk_10khz; 1585 uint32_t ctf_threshold_override_value; 1586 uint32_t reserved[5]; 1587 }; 1588 1589 struct atom_smu_info_v3_3 { 1590 struct atom_common_table_header table_header; 1591 uint8_t smuip_min_ver; 1592 uint8_t smuip_max_ver; 1593 uint8_t waflclk_ss_mode; 1594 uint8_t gpuclk_ss_mode; 1595 uint16_t sclk_ss_percentage; 1596 uint16_t sclk_ss_rate_10hz; 1597 uint16_t gpuclk_ss_percentage; // in unit of 0.001% 1598 uint16_t gpuclk_ss_rate_10hz; 1599 uint32_t core_refclk_10khz; 1600 uint8_t ac_dc_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for AC/DC switching, =0xff means invalid 1601 uint8_t ac_dc_polarity; // GPIO polarity for AC/DC switching 1602 uint8_t vr0hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR0 HOT event, =0xff means invalid 1603 uint8_t vr0hot_polarity; // GPIO polarity for VR0 HOT event 1604 uint8_t vr1hot_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for VR1 HOT event , =0xff means invalid 1605 uint8_t vr1hot_polarity; // GPIO polarity for VR1 HOT event 1606 uint8_t fw_ctf_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for CTF, =0xff means invalid 1607 uint8_t fw_ctf_polarity; // GPIO polarity for CTF 1608 uint8_t pcc_gpio_bit; // GPIO bit shift in SMU_GPIOPAD_A configured for PCC, =0xff means invalid 1609 uint8_t pcc_gpio_polarity; // GPIO polarity for CTF 1610 uint16_t smugoldenoffset; 1611 uint32_t gpupll_vco_freq_10khz; 1612 uint32_t bootup_smnclk_10khz; 1613 uint32_t bootup_socclk_10khz; 1614 uint32_t bootup_mp0clk_10khz; 1615 uint32_t bootup_mp1clk_10khz; 1616 uint32_t bootup_lclk_10khz; 1617 uint32_t bootup_dcefclk_10khz; 1618 uint32_t ctf_threshold_override_value; 1619 uint32_t syspll3_0_vco_freq_10khz; 1620 uint32_t syspll3_1_vco_freq_10khz; 1621 uint32_t bootup_fclk_10khz; 1622 uint32_t bootup_waflclk_10khz; 1623 uint32_t smu_info_caps; 1624 uint16_t waflclk_ss_percentage; // in unit of 0.001% 1625 uint16_t smuinitoffset; 1626 uint32_t reserved; 1627 }; 1628 1629 /* 1630 *************************************************************************** 1631 Data Table smc_dpm_info structure 1632 *************************************************************************** 1633 */ 1634 struct atom_smc_dpm_info_v4_1 1635 { 1636 struct atom_common_table_header table_header; 1637 uint8_t liquid1_i2c_address; 1638 uint8_t liquid2_i2c_address; 1639 uint8_t vr_i2c_address; 1640 uint8_t plx_i2c_address; 1641 1642 uint8_t liquid_i2c_linescl; 1643 uint8_t liquid_i2c_linesda; 1644 uint8_t vr_i2c_linescl; 1645 uint8_t vr_i2c_linesda; 1646 1647 uint8_t plx_i2c_linescl; 1648 uint8_t plx_i2c_linesda; 1649 uint8_t vrsensorpresent; 1650 uint8_t liquidsensorpresent; 1651 1652 uint16_t maxvoltagestepgfx; 1653 uint16_t maxvoltagestepsoc; 1654 1655 uint8_t vddgfxvrmapping; 1656 uint8_t vddsocvrmapping; 1657 uint8_t vddmem0vrmapping; 1658 uint8_t vddmem1vrmapping; 1659 1660 uint8_t gfxulvphasesheddingmask; 1661 uint8_t soculvphasesheddingmask; 1662 uint8_t padding8_v[2]; 1663 1664 uint16_t gfxmaxcurrent; 1665 uint8_t gfxoffset; 1666 uint8_t padding_telemetrygfx; 1667 1668 uint16_t socmaxcurrent; 1669 uint8_t socoffset; 1670 uint8_t padding_telemetrysoc; 1671 1672 uint16_t mem0maxcurrent; 1673 uint8_t mem0offset; 1674 uint8_t padding_telemetrymem0; 1675 1676 uint16_t mem1maxcurrent; 1677 uint8_t mem1offset; 1678 uint8_t padding_telemetrymem1; 1679 1680 uint8_t acdcgpio; 1681 uint8_t acdcpolarity; 1682 uint8_t vr0hotgpio; 1683 uint8_t vr0hotpolarity; 1684 1685 uint8_t vr1hotgpio; 1686 uint8_t vr1hotpolarity; 1687 uint8_t padding1; 1688 uint8_t padding2; 1689 1690 uint8_t ledpin0; 1691 uint8_t ledpin1; 1692 uint8_t ledpin2; 1693 uint8_t padding8_4; 1694 1695 uint8_t pllgfxclkspreadenabled; 1696 uint8_t pllgfxclkspreadpercent; 1697 uint16_t pllgfxclkspreadfreq; 1698 1699 uint8_t uclkspreadenabled; 1700 uint8_t uclkspreadpercent; 1701 uint16_t uclkspreadfreq; 1702 1703 uint8_t socclkspreadenabled; 1704 uint8_t socclkspreadpercent; 1705 uint16_t socclkspreadfreq; 1706 1707 uint8_t acggfxclkspreadenabled; 1708 uint8_t acggfxclkspreadpercent; 1709 uint16_t acggfxclkspreadfreq; 1710 1711 uint8_t Vr2_I2C_address; 1712 uint8_t padding_vr2[3]; 1713 1714 uint32_t boardreserved[9]; 1715 }; 1716 1717 /* 1718 *************************************************************************** 1719 Data Table smc_dpm_info structure 1720 *************************************************************************** 1721 */ 1722 struct atom_smc_dpm_info_v4_3 1723 { 1724 struct atom_common_table_header table_header; 1725 uint8_t liquid1_i2c_address; 1726 uint8_t liquid2_i2c_address; 1727 uint8_t vr_i2c_address; 1728 uint8_t plx_i2c_address; 1729 1730 uint8_t liquid_i2c_linescl; 1731 uint8_t liquid_i2c_linesda; 1732 uint8_t vr_i2c_linescl; 1733 uint8_t vr_i2c_linesda; 1734 1735 uint8_t plx_i2c_linescl; 1736 uint8_t plx_i2c_linesda; 1737 uint8_t vrsensorpresent; 1738 uint8_t liquidsensorpresent; 1739 1740 uint16_t maxvoltagestepgfx; 1741 uint16_t maxvoltagestepsoc; 1742 1743 uint8_t vddgfxvrmapping; 1744 uint8_t vddsocvrmapping; 1745 uint8_t vddmem0vrmapping; 1746 uint8_t vddmem1vrmapping; 1747 1748 uint8_t gfxulvphasesheddingmask; 1749 uint8_t soculvphasesheddingmask; 1750 uint8_t externalsensorpresent; 1751 uint8_t padding8_v; 1752 1753 uint16_t gfxmaxcurrent; 1754 uint8_t gfxoffset; 1755 uint8_t padding_telemetrygfx; 1756 1757 uint16_t socmaxcurrent; 1758 uint8_t socoffset; 1759 uint8_t padding_telemetrysoc; 1760 1761 uint16_t mem0maxcurrent; 1762 uint8_t mem0offset; 1763 uint8_t padding_telemetrymem0; 1764 1765 uint16_t mem1maxcurrent; 1766 uint8_t mem1offset; 1767 uint8_t padding_telemetrymem1; 1768 1769 uint8_t acdcgpio; 1770 uint8_t acdcpolarity; 1771 uint8_t vr0hotgpio; 1772 uint8_t vr0hotpolarity; 1773 1774 uint8_t vr1hotgpio; 1775 uint8_t vr1hotpolarity; 1776 uint8_t padding1; 1777 uint8_t padding2; 1778 1779 uint8_t ledpin0; 1780 uint8_t ledpin1; 1781 uint8_t ledpin2; 1782 uint8_t padding8_4; 1783 1784 uint8_t pllgfxclkspreadenabled; 1785 uint8_t pllgfxclkspreadpercent; 1786 uint16_t pllgfxclkspreadfreq; 1787 1788 uint8_t uclkspreadenabled; 1789 uint8_t uclkspreadpercent; 1790 uint16_t uclkspreadfreq; 1791 1792 uint8_t fclkspreadenabled; 1793 uint8_t fclkspreadpercent; 1794 uint16_t fclkspreadfreq; 1795 1796 uint8_t fllgfxclkspreadenabled; 1797 uint8_t fllgfxclkspreadpercent; 1798 uint16_t fllgfxclkspreadfreq; 1799 1800 uint32_t boardreserved[10]; 1801 }; 1802 1803 struct smudpm_i2ccontrollerconfig_t { 1804 uint32_t enabled; 1805 uint32_t slaveaddress; 1806 uint32_t controllerport; 1807 uint32_t controllername; 1808 uint32_t thermalthrottler; 1809 uint32_t i2cprotocol; 1810 uint32_t i2cspeed; 1811 }; 1812 1813 struct atom_smc_dpm_info_v4_4 1814 { 1815 struct atom_common_table_header table_header; 1816 uint32_t i2c_padding[3]; 1817 1818 uint16_t maxvoltagestepgfx; 1819 uint16_t maxvoltagestepsoc; 1820 1821 uint8_t vddgfxvrmapping; 1822 uint8_t vddsocvrmapping; 1823 uint8_t vddmem0vrmapping; 1824 uint8_t vddmem1vrmapping; 1825 1826 uint8_t gfxulvphasesheddingmask; 1827 uint8_t soculvphasesheddingmask; 1828 uint8_t externalsensorpresent; 1829 uint8_t padding8_v; 1830 1831 uint16_t gfxmaxcurrent; 1832 uint8_t gfxoffset; 1833 uint8_t padding_telemetrygfx; 1834 1835 uint16_t socmaxcurrent; 1836 uint8_t socoffset; 1837 uint8_t padding_telemetrysoc; 1838 1839 uint16_t mem0maxcurrent; 1840 uint8_t mem0offset; 1841 uint8_t padding_telemetrymem0; 1842 1843 uint16_t mem1maxcurrent; 1844 uint8_t mem1offset; 1845 uint8_t padding_telemetrymem1; 1846 1847 1848 uint8_t acdcgpio; 1849 uint8_t acdcpolarity; 1850 uint8_t vr0hotgpio; 1851 uint8_t vr0hotpolarity; 1852 1853 uint8_t vr1hotgpio; 1854 uint8_t vr1hotpolarity; 1855 uint8_t padding1; 1856 uint8_t padding2; 1857 1858 1859 uint8_t ledpin0; 1860 uint8_t ledpin1; 1861 uint8_t ledpin2; 1862 uint8_t padding8_4; 1863 1864 1865 uint8_t pllgfxclkspreadenabled; 1866 uint8_t pllgfxclkspreadpercent; 1867 uint16_t pllgfxclkspreadfreq; 1868 1869 1870 uint8_t uclkspreadenabled; 1871 uint8_t uclkspreadpercent; 1872 uint16_t uclkspreadfreq; 1873 1874 1875 uint8_t fclkspreadenabled; 1876 uint8_t fclkspreadpercent; 1877 uint16_t fclkspreadfreq; 1878 1879 1880 uint8_t fllgfxclkspreadenabled; 1881 uint8_t fllgfxclkspreadpercent; 1882 uint16_t fllgfxclkspreadfreq; 1883 1884 1885 struct smudpm_i2ccontrollerconfig_t i2ccontrollers[7]; 1886 1887 1888 uint32_t boardreserved[10]; 1889 }; 1890 1891 enum smudpm_v4_5_i2ccontrollername_e{ 1892 SMC_V4_5_I2C_CONTROLLER_NAME_VR_GFX = 0, 1893 SMC_V4_5_I2C_CONTROLLER_NAME_VR_SOC, 1894 SMC_V4_5_I2C_CONTROLLER_NAME_VR_VDDCI, 1895 SMC_V4_5_I2C_CONTROLLER_NAME_VR_MVDD, 1896 SMC_V4_5_I2C_CONTROLLER_NAME_LIQUID0, 1897 SMC_V4_5_I2C_CONTROLLER_NAME_LIQUID1, 1898 SMC_V4_5_I2C_CONTROLLER_NAME_PLX, 1899 SMC_V4_5_I2C_CONTROLLER_NAME_SPARE, 1900 SMC_V4_5_I2C_CONTROLLER_NAME_COUNT, 1901 }; 1902 1903 enum smudpm_v4_5_i2ccontrollerthrottler_e{ 1904 SMC_V4_5_I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0, 1905 SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_GFX, 1906 SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_SOC, 1907 SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_VDDCI, 1908 SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_MVDD, 1909 SMC_V4_5_I2C_CONTROLLER_THROTTLER_LIQUID0, 1910 SMC_V4_5_I2C_CONTROLLER_THROTTLER_LIQUID1, 1911 SMC_V4_5_I2C_CONTROLLER_THROTTLER_PLX, 1912 SMC_V4_5_I2C_CONTROLLER_THROTTLER_COUNT, 1913 }; 1914 1915 enum smudpm_v4_5_i2ccontrollerprotocol_e{ 1916 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_VR_0, 1917 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_VR_1, 1918 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_TMP_0, 1919 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_TMP_1, 1920 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_SPARE_0, 1921 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_SPARE_1, 1922 SMC_V4_5_I2C_CONTROLLER_PROTOCOL_COUNT, 1923 }; 1924 1925 struct smudpm_i2c_controller_config_v2 1926 { 1927 uint8_t Enabled; 1928 uint8_t Speed; 1929 uint8_t Padding[2]; 1930 uint32_t SlaveAddress; 1931 uint8_t ControllerPort; 1932 uint8_t ControllerName; 1933 uint8_t ThermalThrotter; 1934 uint8_t I2cProtocol; 1935 }; 1936 1937 struct atom_smc_dpm_info_v4_5 1938 { 1939 struct atom_common_table_header table_header; 1940 // SECTION: BOARD PARAMETERS 1941 // I2C Control 1942 struct smudpm_i2c_controller_config_v2 I2cControllers[8]; 1943 1944 // SVI2 Board Parameters 1945 uint16_t MaxVoltageStepGfx; // In mV(Q2) Max voltage step that SMU will request. Multiple steps are taken if voltage change exceeds this value. 1946 uint16_t MaxVoltageStepSoc; // In mV(Q2) Max voltage step that SMU will request. Multiple steps are taken if voltage change exceeds this value. 1947 1948 uint8_t VddGfxVrMapping; // Use VR_MAPPING* bitfields 1949 uint8_t VddSocVrMapping; // Use VR_MAPPING* bitfields 1950 uint8_t VddMem0VrMapping; // Use VR_MAPPING* bitfields 1951 uint8_t VddMem1VrMapping; // Use VR_MAPPING* bitfields 1952 1953 uint8_t GfxUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 1954 uint8_t SocUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 1955 uint8_t ExternalSensorPresent; // External RDI connected to TMON (aka TEMP IN) 1956 uint8_t Padding8_V; 1957 1958 // Telemetry Settings 1959 uint16_t GfxMaxCurrent; // in Amps 1960 uint8_t GfxOffset; // in Amps 1961 uint8_t Padding_TelemetryGfx; 1962 uint16_t SocMaxCurrent; // in Amps 1963 uint8_t SocOffset; // in Amps 1964 uint8_t Padding_TelemetrySoc; 1965 1966 uint16_t Mem0MaxCurrent; // in Amps 1967 uint8_t Mem0Offset; // in Amps 1968 uint8_t Padding_TelemetryMem0; 1969 1970 uint16_t Mem1MaxCurrent; // in Amps 1971 uint8_t Mem1Offset; // in Amps 1972 uint8_t Padding_TelemetryMem1; 1973 1974 // GPIO Settings 1975 uint8_t AcDcGpio; // GPIO pin configured for AC/DC switching 1976 uint8_t AcDcPolarity; // GPIO polarity for AC/DC switching 1977 uint8_t VR0HotGpio; // GPIO pin configured for VR0 HOT event 1978 uint8_t VR0HotPolarity; // GPIO polarity for VR0 HOT event 1979 1980 uint8_t VR1HotGpio; // GPIO pin configured for VR1 HOT event 1981 uint8_t VR1HotPolarity; // GPIO polarity for VR1 HOT event 1982 uint8_t GthrGpio; // GPIO pin configured for GTHR Event 1983 uint8_t GthrPolarity; // replace GPIO polarity for GTHR 1984 1985 // LED Display Settings 1986 uint8_t LedPin0; // GPIO number for LedPin[0] 1987 uint8_t LedPin1; // GPIO number for LedPin[1] 1988 uint8_t LedPin2; // GPIO number for LedPin[2] 1989 uint8_t padding8_4; 1990 1991 // GFXCLK PLL Spread Spectrum 1992 uint8_t PllGfxclkSpreadEnabled; // on or off 1993 uint8_t PllGfxclkSpreadPercent; // Q4.4 1994 uint16_t PllGfxclkSpreadFreq; // kHz 1995 1996 // GFXCLK DFLL Spread Spectrum 1997 uint8_t DfllGfxclkSpreadEnabled; // on or off 1998 uint8_t DfllGfxclkSpreadPercent; // Q4.4 1999 uint16_t DfllGfxclkSpreadFreq; // kHz 2000 2001 // UCLK Spread Spectrum 2002 uint8_t UclkSpreadEnabled; // on or off 2003 uint8_t UclkSpreadPercent; // Q4.4 2004 uint16_t UclkSpreadFreq; // kHz 2005 2006 // SOCCLK Spread Spectrum 2007 uint8_t SoclkSpreadEnabled; // on or off 2008 uint8_t SocclkSpreadPercent; // Q4.4 2009 uint16_t SocclkSpreadFreq; // kHz 2010 2011 // Total board power 2012 uint16_t TotalBoardPower; //Only needed for TCP Estimated case, where TCP = TGP+Total Board Power 2013 uint16_t BoardPadding; 2014 2015 // Mvdd Svi2 Div Ratio Setting 2016 uint32_t MvddRatio; // This is used for MVDD Vid workaround. It has 16 fractional bits (Q16.16) 2017 2018 uint32_t BoardReserved[9]; 2019 2020 }; 2021 2022 struct atom_smc_dpm_info_v4_6 2023 { 2024 struct atom_common_table_header table_header; 2025 // section: board parameters 2026 uint32_t i2c_padding[3]; // old i2c control are moved to new area 2027 2028 uint16_t maxvoltagestepgfx; // in mv(q2) max voltage step that smu will request. multiple steps are taken if voltage change exceeds this value. 2029 uint16_t maxvoltagestepsoc; // in mv(q2) max voltage step that smu will request. multiple steps are taken if voltage change exceeds this value. 2030 2031 uint8_t vddgfxvrmapping; // use vr_mapping* bitfields 2032 uint8_t vddsocvrmapping; // use vr_mapping* bitfields 2033 uint8_t vddmemvrmapping; // use vr_mapping* bitfields 2034 uint8_t boardvrmapping; // use vr_mapping* bitfields 2035 2036 uint8_t gfxulvphasesheddingmask; // set this to 1 to set psi0/1 to 1 in ulv mode 2037 uint8_t externalsensorpresent; // external rdi connected to tmon (aka temp in) 2038 uint8_t padding8_v[2]; 2039 2040 // telemetry settings 2041 uint16_t gfxmaxcurrent; // in amps 2042 uint8_t gfxoffset; // in amps 2043 uint8_t padding_telemetrygfx; 2044 2045 uint16_t socmaxcurrent; // in amps 2046 uint8_t socoffset; // in amps 2047 uint8_t padding_telemetrysoc; 2048 2049 uint16_t memmaxcurrent; // in amps 2050 uint8_t memoffset; // in amps 2051 uint8_t padding_telemetrymem; 2052 2053 uint16_t boardmaxcurrent; // in amps 2054 uint8_t boardoffset; // in amps 2055 uint8_t padding_telemetryboardinput; 2056 2057 // gpio settings 2058 uint8_t vr0hotgpio; // gpio pin configured for vr0 hot event 2059 uint8_t vr0hotpolarity; // gpio polarity for vr0 hot event 2060 uint8_t vr1hotgpio; // gpio pin configured for vr1 hot event 2061 uint8_t vr1hotpolarity; // gpio polarity for vr1 hot event 2062 2063 // gfxclk pll spread spectrum 2064 uint8_t pllgfxclkspreadenabled; // on or off 2065 uint8_t pllgfxclkspreadpercent; // q4.4 2066 uint16_t pllgfxclkspreadfreq; // khz 2067 2068 // uclk spread spectrum 2069 uint8_t uclkspreadenabled; // on or off 2070 uint8_t uclkspreadpercent; // q4.4 2071 uint16_t uclkspreadfreq; // khz 2072 2073 // fclk spread spectrum 2074 uint8_t fclkspreadenabled; // on or off 2075 uint8_t fclkspreadpercent; // q4.4 2076 uint16_t fclkspreadfreq; // khz 2077 2078 2079 // gfxclk fll spread spectrum 2080 uint8_t fllgfxclkspreadenabled; // on or off 2081 uint8_t fllgfxclkspreadpercent; // q4.4 2082 uint16_t fllgfxclkspreadfreq; // khz 2083 2084 // i2c controller structure 2085 struct smudpm_i2c_controller_config_v2 i2ccontrollers[8]; 2086 2087 // memory section 2088 uint32_t memorychannelenabled; // for dram use only, max 32 channels enabled bit mask. 2089 2090 uint8_t drambitwidth; // for dram use only. see dram bit width type defines 2091 uint8_t paddingmem[3]; 2092 2093 // total board power 2094 uint16_t totalboardpower; //only needed for tcp estimated case, where tcp = tgp+total board power 2095 uint16_t boardpadding; 2096 2097 // section: xgmi training 2098 uint8_t xgmilinkspeed[4]; 2099 uint8_t xgmilinkwidth[4]; 2100 2101 uint16_t xgmifclkfreq[4]; 2102 uint16_t xgmisocvoltage[4]; 2103 2104 // reserved 2105 uint32_t boardreserved[10]; 2106 }; 2107 2108 struct atom_smc_dpm_info_v4_7 2109 { 2110 struct atom_common_table_header table_header; 2111 // SECTION: BOARD PARAMETERS 2112 // I2C Control 2113 struct smudpm_i2c_controller_config_v2 I2cControllers[8]; 2114 2115 // SVI2 Board Parameters 2116 uint16_t MaxVoltageStepGfx; // In mV(Q2) Max voltage step that SMU will request. Multiple steps are taken if voltage change exceeds this value. 2117 uint16_t MaxVoltageStepSoc; // In mV(Q2) Max voltage step that SMU will request. Multiple steps are taken if voltage change exceeds this value. 2118 2119 uint8_t VddGfxVrMapping; // Use VR_MAPPING* bitfields 2120 uint8_t VddSocVrMapping; // Use VR_MAPPING* bitfields 2121 uint8_t VddMem0VrMapping; // Use VR_MAPPING* bitfields 2122 uint8_t VddMem1VrMapping; // Use VR_MAPPING* bitfields 2123 2124 uint8_t GfxUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2125 uint8_t SocUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2126 uint8_t ExternalSensorPresent; // External RDI connected to TMON (aka TEMP IN) 2127 uint8_t Padding8_V; 2128 2129 // Telemetry Settings 2130 uint16_t GfxMaxCurrent; // in Amps 2131 uint8_t GfxOffset; // in Amps 2132 uint8_t Padding_TelemetryGfx; 2133 uint16_t SocMaxCurrent; // in Amps 2134 uint8_t SocOffset; // in Amps 2135 uint8_t Padding_TelemetrySoc; 2136 2137 uint16_t Mem0MaxCurrent; // in Amps 2138 uint8_t Mem0Offset; // in Amps 2139 uint8_t Padding_TelemetryMem0; 2140 2141 uint16_t Mem1MaxCurrent; // in Amps 2142 uint8_t Mem1Offset; // in Amps 2143 uint8_t Padding_TelemetryMem1; 2144 2145 // GPIO Settings 2146 uint8_t AcDcGpio; // GPIO pin configured for AC/DC switching 2147 uint8_t AcDcPolarity; // GPIO polarity for AC/DC switching 2148 uint8_t VR0HotGpio; // GPIO pin configured for VR0 HOT event 2149 uint8_t VR0HotPolarity; // GPIO polarity for VR0 HOT event 2150 2151 uint8_t VR1HotGpio; // GPIO pin configured for VR1 HOT event 2152 uint8_t VR1HotPolarity; // GPIO polarity for VR1 HOT event 2153 uint8_t GthrGpio; // GPIO pin configured for GTHR Event 2154 uint8_t GthrPolarity; // replace GPIO polarity for GTHR 2155 2156 // LED Display Settings 2157 uint8_t LedPin0; // GPIO number for LedPin[0] 2158 uint8_t LedPin1; // GPIO number for LedPin[1] 2159 uint8_t LedPin2; // GPIO number for LedPin[2] 2160 uint8_t padding8_4; 2161 2162 // GFXCLK PLL Spread Spectrum 2163 uint8_t PllGfxclkSpreadEnabled; // on or off 2164 uint8_t PllGfxclkSpreadPercent; // Q4.4 2165 uint16_t PllGfxclkSpreadFreq; // kHz 2166 2167 // GFXCLK DFLL Spread Spectrum 2168 uint8_t DfllGfxclkSpreadEnabled; // on or off 2169 uint8_t DfllGfxclkSpreadPercent; // Q4.4 2170 uint16_t DfllGfxclkSpreadFreq; // kHz 2171 2172 // UCLK Spread Spectrum 2173 uint8_t UclkSpreadEnabled; // on or off 2174 uint8_t UclkSpreadPercent; // Q4.4 2175 uint16_t UclkSpreadFreq; // kHz 2176 2177 // SOCCLK Spread Spectrum 2178 uint8_t SoclkSpreadEnabled; // on or off 2179 uint8_t SocclkSpreadPercent; // Q4.4 2180 uint16_t SocclkSpreadFreq; // kHz 2181 2182 // Total board power 2183 uint16_t TotalBoardPower; //Only needed for TCP Estimated case, where TCP = TGP+Total Board Power 2184 uint16_t BoardPadding; 2185 2186 // Mvdd Svi2 Div Ratio Setting 2187 uint32_t MvddRatio; // This is used for MVDD Vid workaround. It has 16 fractional bits (Q16.16) 2188 2189 // GPIO pins for I2C communications with 2nd controller for Input Telemetry Sequence 2190 uint8_t GpioI2cScl; // Serial Clock 2191 uint8_t GpioI2cSda; // Serial Data 2192 uint16_t GpioPadding; 2193 2194 // Additional LED Display Settings 2195 uint8_t LedPin3; // GPIO number for LedPin[3] - PCIE GEN Speed 2196 uint8_t LedPin4; // GPIO number for LedPin[4] - PMFW Error Status 2197 uint16_t LedEnableMask; 2198 2199 // Power Limit Scalars 2200 uint8_t PowerLimitScalar[4]; //[PPT_THROTTLER_COUNT] 2201 2202 uint8_t MvddUlvPhaseSheddingMask; 2203 uint8_t VddciUlvPhaseSheddingMask; 2204 uint8_t Padding8_Psi1; 2205 uint8_t Padding8_Psi2; 2206 2207 uint32_t BoardReserved[5]; 2208 }; 2209 2210 struct smudpm_i2c_controller_config_v3 2211 { 2212 uint8_t Enabled; 2213 uint8_t Speed; 2214 uint8_t SlaveAddress; 2215 uint8_t ControllerPort; 2216 uint8_t ControllerName; 2217 uint8_t ThermalThrotter; 2218 uint8_t I2cProtocol; 2219 uint8_t PaddingConfig; 2220 }; 2221 2222 struct atom_smc_dpm_info_v4_9 2223 { 2224 struct atom_common_table_header table_header; 2225 2226 //SECTION: Gaming Clocks 2227 //uint32_t GamingClk[6]; 2228 2229 // SECTION: I2C Control 2230 struct smudpm_i2c_controller_config_v3 I2cControllers[16]; 2231 2232 uint8_t GpioScl; // GPIO Number for SCL Line, used only for CKSVII2C1 2233 uint8_t GpioSda; // GPIO Number for SDA Line, used only for CKSVII2C1 2234 uint8_t FchUsbPdSlaveAddr; //For requesting USB PD controller S-states via FCH I2C when entering PME turn off 2235 uint8_t I2cSpare; 2236 2237 // SECTION: SVI2 Board Parameters 2238 uint8_t VddGfxVrMapping; // Use VR_MAPPING* bitfields 2239 uint8_t VddSocVrMapping; // Use VR_MAPPING* bitfields 2240 uint8_t VddMem0VrMapping; // Use VR_MAPPING* bitfields 2241 uint8_t VddMem1VrMapping; // Use VR_MAPPING* bitfields 2242 2243 uint8_t GfxUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2244 uint8_t SocUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2245 uint8_t VddciUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2246 uint8_t MvddUlvPhaseSheddingMask; // set this to 1 to set PSI0/1 to 1 in ULV mode 2247 2248 // SECTION: Telemetry Settings 2249 uint16_t GfxMaxCurrent; // in Amps 2250 uint8_t GfxOffset; // in Amps 2251 uint8_t Padding_TelemetryGfx; 2252 2253 uint16_t SocMaxCurrent; // in Amps 2254 uint8_t SocOffset; // in Amps 2255 uint8_t Padding_TelemetrySoc; 2256 2257 uint16_t Mem0MaxCurrent; // in Amps 2258 uint8_t Mem0Offset; // in Amps 2259 uint8_t Padding_TelemetryMem0; 2260 2261 uint16_t Mem1MaxCurrent; // in Amps 2262 uint8_t Mem1Offset; // in Amps 2263 uint8_t Padding_TelemetryMem1; 2264 2265 uint32_t MvddRatio; // This is used for MVDD Svi2 Div Ratio workaround. It has 16 fractional bits (Q16.16) 2266 2267 // SECTION: GPIO Settings 2268 uint8_t AcDcGpio; // GPIO pin configured for AC/DC switching 2269 uint8_t AcDcPolarity; // GPIO polarity for AC/DC switching 2270 uint8_t VR0HotGpio; // GPIO pin configured for VR0 HOT event 2271 uint8_t VR0HotPolarity; // GPIO polarity for VR0 HOT event 2272 2273 uint8_t VR1HotGpio; // GPIO pin configured for VR1 HOT event 2274 uint8_t VR1HotPolarity; // GPIO polarity for VR1 HOT event 2275 uint8_t GthrGpio; // GPIO pin configured for GTHR Event 2276 uint8_t GthrPolarity; // replace GPIO polarity for GTHR 2277 2278 // LED Display Settings 2279 uint8_t LedPin0; // GPIO number for LedPin[0] 2280 uint8_t LedPin1; // GPIO number for LedPin[1] 2281 uint8_t LedPin2; // GPIO number for LedPin[2] 2282 uint8_t LedEnableMask; 2283 2284 uint8_t LedPcie; // GPIO number for PCIE results 2285 uint8_t LedError; // GPIO number for Error Cases 2286 uint8_t LedSpare1[2]; 2287 2288 // SECTION: Clock Spread Spectrum 2289 2290 // GFXCLK PLL Spread Spectrum 2291 uint8_t PllGfxclkSpreadEnabled; // on or off 2292 uint8_t PllGfxclkSpreadPercent; // Q4.4 2293 uint16_t PllGfxclkSpreadFreq; // kHz 2294 2295 // GFXCLK DFLL Spread Spectrum 2296 uint8_t DfllGfxclkSpreadEnabled; // on or off 2297 uint8_t DfllGfxclkSpreadPercent; // Q4.4 2298 uint16_t DfllGfxclkSpreadFreq; // kHz 2299 2300 // UCLK Spread Spectrum 2301 uint8_t UclkSpreadEnabled; // on or off 2302 uint8_t UclkSpreadPercent; // Q4.4 2303 uint16_t UclkSpreadFreq; // kHz 2304 2305 // FCLK Spread Spectrum 2306 uint8_t FclkSpreadEnabled; // on or off 2307 uint8_t FclkSpreadPercent; // Q4.4 2308 uint16_t FclkSpreadFreq; // kHz 2309 2310 // Section: Memory Config 2311 uint32_t MemoryChannelEnabled; // For DRAM use only, Max 32 channels enabled bit mask. 2312 2313 uint8_t DramBitWidth; // For DRAM use only. See Dram Bit width type defines 2314 uint8_t PaddingMem1[3]; 2315 2316 // Section: Total Board Power 2317 uint16_t TotalBoardPower; //Only needed for TCP Estimated case, where TCP = TGP+Total Board Power 2318 uint16_t BoardPowerPadding; 2319 2320 // SECTION: XGMI Training 2321 uint8_t XgmiLinkSpeed [4]; 2322 uint8_t XgmiLinkWidth [4]; 2323 2324 uint16_t XgmiFclkFreq [4]; 2325 uint16_t XgmiSocVoltage [4]; 2326 2327 // SECTION: Board Reserved 2328 2329 uint32_t BoardReserved[16]; 2330 2331 }; 2332 2333 /* 2334 *************************************************************************** 2335 Data Table asic_profiling_info structure 2336 *************************************************************************** 2337 */ 2338 struct atom_asic_profiling_info_v4_1 2339 { 2340 struct atom_common_table_header table_header; 2341 uint32_t maxvddc; 2342 uint32_t minvddc; 2343 uint32_t avfs_meannsigma_acontant0; 2344 uint32_t avfs_meannsigma_acontant1; 2345 uint32_t avfs_meannsigma_acontant2; 2346 uint16_t avfs_meannsigma_dc_tol_sigma; 2347 uint16_t avfs_meannsigma_platform_mean; 2348 uint16_t avfs_meannsigma_platform_sigma; 2349 uint32_t gb_vdroop_table_cksoff_a0; 2350 uint32_t gb_vdroop_table_cksoff_a1; 2351 uint32_t gb_vdroop_table_cksoff_a2; 2352 uint32_t gb_vdroop_table_ckson_a0; 2353 uint32_t gb_vdroop_table_ckson_a1; 2354 uint32_t gb_vdroop_table_ckson_a2; 2355 uint32_t avfsgb_fuse_table_cksoff_m1; 2356 uint32_t avfsgb_fuse_table_cksoff_m2; 2357 uint32_t avfsgb_fuse_table_cksoff_b; 2358 uint32_t avfsgb_fuse_table_ckson_m1; 2359 uint32_t avfsgb_fuse_table_ckson_m2; 2360 uint32_t avfsgb_fuse_table_ckson_b; 2361 uint16_t max_voltage_0_25mv; 2362 uint8_t enable_gb_vdroop_table_cksoff; 2363 uint8_t enable_gb_vdroop_table_ckson; 2364 uint8_t enable_gb_fuse_table_cksoff; 2365 uint8_t enable_gb_fuse_table_ckson; 2366 uint16_t psm_age_comfactor; 2367 uint8_t enable_apply_avfs_cksoff_voltage; 2368 uint8_t reserved; 2369 uint32_t dispclk2gfxclk_a; 2370 uint32_t dispclk2gfxclk_b; 2371 uint32_t dispclk2gfxclk_c; 2372 uint32_t pixclk2gfxclk_a; 2373 uint32_t pixclk2gfxclk_b; 2374 uint32_t pixclk2gfxclk_c; 2375 uint32_t dcefclk2gfxclk_a; 2376 uint32_t dcefclk2gfxclk_b; 2377 uint32_t dcefclk2gfxclk_c; 2378 uint32_t phyclk2gfxclk_a; 2379 uint32_t phyclk2gfxclk_b; 2380 uint32_t phyclk2gfxclk_c; 2381 }; 2382 2383 struct atom_asic_profiling_info_v4_2 { 2384 struct atom_common_table_header table_header; 2385 uint32_t maxvddc; 2386 uint32_t minvddc; 2387 uint32_t avfs_meannsigma_acontant0; 2388 uint32_t avfs_meannsigma_acontant1; 2389 uint32_t avfs_meannsigma_acontant2; 2390 uint16_t avfs_meannsigma_dc_tol_sigma; 2391 uint16_t avfs_meannsigma_platform_mean; 2392 uint16_t avfs_meannsigma_platform_sigma; 2393 uint32_t gb_vdroop_table_cksoff_a0; 2394 uint32_t gb_vdroop_table_cksoff_a1; 2395 uint32_t gb_vdroop_table_cksoff_a2; 2396 uint32_t gb_vdroop_table_ckson_a0; 2397 uint32_t gb_vdroop_table_ckson_a1; 2398 uint32_t gb_vdroop_table_ckson_a2; 2399 uint32_t avfsgb_fuse_table_cksoff_m1; 2400 uint32_t avfsgb_fuse_table_cksoff_m2; 2401 uint32_t avfsgb_fuse_table_cksoff_b; 2402 uint32_t avfsgb_fuse_table_ckson_m1; 2403 uint32_t avfsgb_fuse_table_ckson_m2; 2404 uint32_t avfsgb_fuse_table_ckson_b; 2405 uint16_t max_voltage_0_25mv; 2406 uint8_t enable_gb_vdroop_table_cksoff; 2407 uint8_t enable_gb_vdroop_table_ckson; 2408 uint8_t enable_gb_fuse_table_cksoff; 2409 uint8_t enable_gb_fuse_table_ckson; 2410 uint16_t psm_age_comfactor; 2411 uint8_t enable_apply_avfs_cksoff_voltage; 2412 uint8_t reserved; 2413 uint32_t dispclk2gfxclk_a; 2414 uint32_t dispclk2gfxclk_b; 2415 uint32_t dispclk2gfxclk_c; 2416 uint32_t pixclk2gfxclk_a; 2417 uint32_t pixclk2gfxclk_b; 2418 uint32_t pixclk2gfxclk_c; 2419 uint32_t dcefclk2gfxclk_a; 2420 uint32_t dcefclk2gfxclk_b; 2421 uint32_t dcefclk2gfxclk_c; 2422 uint32_t phyclk2gfxclk_a; 2423 uint32_t phyclk2gfxclk_b; 2424 uint32_t phyclk2gfxclk_c; 2425 uint32_t acg_gb_vdroop_table_a0; 2426 uint32_t acg_gb_vdroop_table_a1; 2427 uint32_t acg_gb_vdroop_table_a2; 2428 uint32_t acg_avfsgb_fuse_table_m1; 2429 uint32_t acg_avfsgb_fuse_table_m2; 2430 uint32_t acg_avfsgb_fuse_table_b; 2431 uint8_t enable_acg_gb_vdroop_table; 2432 uint8_t enable_acg_gb_fuse_table; 2433 uint32_t acg_dispclk2gfxclk_a; 2434 uint32_t acg_dispclk2gfxclk_b; 2435 uint32_t acg_dispclk2gfxclk_c; 2436 uint32_t acg_pixclk2gfxclk_a; 2437 uint32_t acg_pixclk2gfxclk_b; 2438 uint32_t acg_pixclk2gfxclk_c; 2439 uint32_t acg_dcefclk2gfxclk_a; 2440 uint32_t acg_dcefclk2gfxclk_b; 2441 uint32_t acg_dcefclk2gfxclk_c; 2442 uint32_t acg_phyclk2gfxclk_a; 2443 uint32_t acg_phyclk2gfxclk_b; 2444 uint32_t acg_phyclk2gfxclk_c; 2445 }; 2446 2447 /* 2448 *************************************************************************** 2449 Data Table multimedia_info structure 2450 *************************************************************************** 2451 */ 2452 struct atom_multimedia_info_v2_1 2453 { 2454 struct atom_common_table_header table_header; 2455 uint8_t uvdip_min_ver; 2456 uint8_t uvdip_max_ver; 2457 uint8_t vceip_min_ver; 2458 uint8_t vceip_max_ver; 2459 uint16_t uvd_enc_max_input_width_pixels; 2460 uint16_t uvd_enc_max_input_height_pixels; 2461 uint16_t vce_enc_max_input_width_pixels; 2462 uint16_t vce_enc_max_input_height_pixels; 2463 uint32_t uvd_enc_max_bandwidth; // 16x16 pixels/sec, codec independent 2464 uint32_t vce_enc_max_bandwidth; // 16x16 pixels/sec, codec independent 2465 }; 2466 2467 2468 /* 2469 *************************************************************************** 2470 Data Table umc_info structure 2471 *************************************************************************** 2472 */ 2473 struct atom_umc_info_v3_1 2474 { 2475 struct atom_common_table_header table_header; 2476 uint32_t ucode_version; 2477 uint32_t ucode_rom_startaddr; 2478 uint32_t ucode_length; 2479 uint16_t umc_reg_init_offset; 2480 uint16_t customer_ucode_name_offset; 2481 uint16_t mclk_ss_percentage; 2482 uint16_t mclk_ss_rate_10hz; 2483 uint8_t umcip_min_ver; 2484 uint8_t umcip_max_ver; 2485 uint8_t vram_type; //enum of atom_dgpu_vram_type 2486 uint8_t umc_config; 2487 uint32_t mem_refclk_10khz; 2488 }; 2489 2490 // umc_info.umc_config 2491 enum atom_umc_config_def { 2492 UMC_CONFIG__ENABLE_1KB_INTERLEAVE_MODE = 0x00000001, 2493 UMC_CONFIG__DEFAULT_MEM_ECC_ENABLE = 0x00000002, 2494 UMC_CONFIG__ENABLE_HBM_LANE_REPAIR = 0x00000004, 2495 UMC_CONFIG__ENABLE_BANK_HARVESTING = 0x00000008, 2496 UMC_CONFIG__ENABLE_PHY_REINIT = 0x00000010, 2497 UMC_CONFIG__DISABLE_UCODE_CHKSTATUS = 0x00000020, 2498 }; 2499 2500 struct atom_umc_info_v3_2 2501 { 2502 struct atom_common_table_header table_header; 2503 uint32_t ucode_version; 2504 uint32_t ucode_rom_startaddr; 2505 uint32_t ucode_length; 2506 uint16_t umc_reg_init_offset; 2507 uint16_t customer_ucode_name_offset; 2508 uint16_t mclk_ss_percentage; 2509 uint16_t mclk_ss_rate_10hz; 2510 uint8_t umcip_min_ver; 2511 uint8_t umcip_max_ver; 2512 uint8_t vram_type; //enum of atom_dgpu_vram_type 2513 uint8_t umc_config; 2514 uint32_t mem_refclk_10khz; 2515 uint32_t pstate_uclk_10khz[4]; 2516 uint16_t umcgoldenoffset; 2517 uint16_t densitygoldenoffset; 2518 }; 2519 2520 struct atom_umc_info_v3_3 2521 { 2522 struct atom_common_table_header table_header; 2523 uint32_t ucode_reserved; 2524 uint32_t ucode_rom_startaddr; 2525 uint32_t ucode_length; 2526 uint16_t umc_reg_init_offset; 2527 uint16_t customer_ucode_name_offset; 2528 uint16_t mclk_ss_percentage; 2529 uint16_t mclk_ss_rate_10hz; 2530 uint8_t umcip_min_ver; 2531 uint8_t umcip_max_ver; 2532 uint8_t vram_type; //enum of atom_dgpu_vram_type 2533 uint8_t umc_config; 2534 uint32_t mem_refclk_10khz; 2535 uint32_t pstate_uclk_10khz[4]; 2536 uint16_t umcgoldenoffset; 2537 uint16_t densitygoldenoffset; 2538 uint32_t reserved[4]; 2539 }; 2540 2541 /* 2542 *************************************************************************** 2543 Data Table vram_info structure 2544 *************************************************************************** 2545 */ 2546 struct atom_vram_module_v9 { 2547 // Design Specific Values 2548 uint32_t memory_size; // Total memory size in unit of MB for CONFIG_MEMSIZE zeros 2549 uint32_t channel_enable; // bit vector, each bit indicate specific channel enable or not 2550 uint32_t max_mem_clk; // max memory clock of this memory in unit of 10kHz, =0 means it is not defined 2551 uint16_t reserved[3]; 2552 uint16_t mem_voltage; // mem_voltage 2553 uint16_t vram_module_size; // Size of atom_vram_module_v9 2554 uint8_t ext_memory_id; // Current memory module ID 2555 uint8_t memory_type; // enum of atom_dgpu_vram_type 2556 uint8_t channel_num; // Number of mem. channels supported in this module 2557 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT 2558 uint8_t density; // _8Mx32, _16Mx32, _16Mx16, _32Mx16 2559 uint8_t tunningset_id; // MC phy registers set per. 2560 uint8_t vender_rev_id; // [7:4] Revision, [3:0] Vendor code 2561 uint8_t refreshrate; // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms) 2562 uint8_t hbm_ven_rev_id; // hbm_ven_rev_id 2563 uint8_t vram_rsd2; // reserved 2564 char dram_pnstring[20]; // part number end with '0'. 2565 }; 2566 2567 struct atom_vram_info_header_v2_3 { 2568 struct atom_common_table_header table_header; 2569 uint16_t mem_adjust_tbloffset; // offset of atom_umc_init_reg_block structure for memory vendor specific UMC adjust setting 2570 uint16_t mem_clk_patch_tbloffset; // offset of atom_umc_init_reg_block structure for memory clock specific UMC setting 2571 uint16_t mc_adjust_pertile_tbloffset; // offset of atom_umc_init_reg_block structure for Per Byte Offset Preset Settings 2572 uint16_t mc_phyinit_tbloffset; // offset of atom_umc_init_reg_block structure for MC phy init set 2573 uint16_t dram_data_remap_tbloffset; // reserved for now 2574 uint16_t tmrs_seq_offset; // offset of HBM tmrs 2575 uint16_t post_ucode_init_offset; // offset of atom_umc_init_reg_block structure for MC phy init after MC uCode complete umc init 2576 uint16_t vram_rsd2; 2577 uint8_t vram_module_num; // indicate number of VRAM module 2578 uint8_t umcip_min_ver; 2579 uint8_t umcip_max_ver; 2580 uint8_t mc_phy_tile_num; // indicate the MCD tile number which use in DramDataRemapTbl and usMcAdjustPerTileTblOffset 2581 struct atom_vram_module_v9 vram_module[16]; // just for allocation, real number of blocks is in ucNumOfVRAMModule; 2582 }; 2583 2584 struct atom_umc_register_addr_info{ 2585 uint32_t umc_register_addr:24; 2586 uint32_t umc_reg_type_ind:1; 2587 uint32_t umc_reg_rsvd:7; 2588 }; 2589 2590 //atom_umc_register_addr_info. 2591 enum atom_umc_register_addr_info_flag{ 2592 b3ATOM_UMC_REG_ADD_INFO_INDIRECT_ACCESS =0x01, 2593 }; 2594 2595 union atom_umc_register_addr_info_access 2596 { 2597 struct atom_umc_register_addr_info umc_reg_addr; 2598 uint32_t u32umc_reg_addr; 2599 }; 2600 2601 struct atom_umc_reg_setting_id_config{ 2602 uint32_t memclockrange:24; 2603 uint32_t mem_blk_id:8; 2604 }; 2605 2606 union atom_umc_reg_setting_id_config_access 2607 { 2608 struct atom_umc_reg_setting_id_config umc_id_access; 2609 uint32_t u32umc_id_access; 2610 }; 2611 2612 struct atom_umc_reg_setting_data_block{ 2613 union atom_umc_reg_setting_id_config_access block_id; 2614 uint32_t u32umc_reg_data[1]; 2615 }; 2616 2617 struct atom_umc_init_reg_block{ 2618 uint16_t umc_reg_num; 2619 uint16_t reserved; 2620 union atom_umc_register_addr_info_access umc_reg_list[1]; //for allocation purpose, the real number come from umc_reg_num; 2621 struct atom_umc_reg_setting_data_block umc_reg_setting_list[1]; 2622 }; 2623 2624 struct atom_vram_module_v10 { 2625 // Design Specific Values 2626 uint32_t memory_size; // Total memory size in unit of MB for CONFIG_MEMSIZE zeros 2627 uint32_t channel_enable; // bit vector, each bit indicate specific channel enable or not 2628 uint32_t max_mem_clk; // max memory clock of this memory in unit of 10kHz, =0 means it is not defined 2629 uint16_t reserved[3]; 2630 uint16_t mem_voltage; // mem_voltage 2631 uint16_t vram_module_size; // Size of atom_vram_module_v9 2632 uint8_t ext_memory_id; // Current memory module ID 2633 uint8_t memory_type; // enum of atom_dgpu_vram_type 2634 uint8_t channel_num; // Number of mem. channels supported in this module 2635 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT 2636 uint8_t density; // _8Mx32, _16Mx32, _16Mx16, _32Mx16 2637 uint8_t tunningset_id; // MC phy registers set per 2638 uint8_t vender_rev_id; // [7:4] Revision, [3:0] Vendor code 2639 uint8_t refreshrate; // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms) 2640 uint8_t vram_flags; // bit0= bankgroup enable 2641 uint8_t vram_rsd2; // reserved 2642 uint16_t gddr6_mr10; // gddr6 mode register10 value 2643 uint16_t gddr6_mr1; // gddr6 mode register1 value 2644 uint16_t gddr6_mr2; // gddr6 mode register2 value 2645 uint16_t gddr6_mr7; // gddr6 mode register7 value 2646 char dram_pnstring[20]; // part number end with '0' 2647 }; 2648 2649 struct atom_vram_info_header_v2_4 { 2650 struct atom_common_table_header table_header; 2651 uint16_t mem_adjust_tbloffset; // offset of atom_umc_init_reg_block structure for memory vendor specific UMC adjust setting 2652 uint16_t mem_clk_patch_tbloffset; // offset of atom_umc_init_reg_block structure for memory clock specific UMC setting 2653 uint16_t mc_adjust_pertile_tbloffset; // offset of atom_umc_init_reg_block structure for Per Byte Offset Preset Settings 2654 uint16_t mc_phyinit_tbloffset; // offset of atom_umc_init_reg_block structure for MC phy init set 2655 uint16_t dram_data_remap_tbloffset; // reserved for now 2656 uint16_t reserved; // offset of reserved 2657 uint16_t post_ucode_init_offset; // offset of atom_umc_init_reg_block structure for MC phy init after MC uCode complete umc init 2658 uint16_t vram_rsd2; 2659 uint8_t vram_module_num; // indicate number of VRAM module 2660 uint8_t umcip_min_ver; 2661 uint8_t umcip_max_ver; 2662 uint8_t mc_phy_tile_num; // indicate the MCD tile number which use in DramDataRemapTbl and usMcAdjustPerTileTblOffset 2663 struct atom_vram_module_v10 vram_module[16]; // just for allocation, real number of blocks is in ucNumOfVRAMModule; 2664 }; 2665 2666 struct atom_vram_module_v11 { 2667 // Design Specific Values 2668 uint32_t memory_size; // Total memory size in unit of MB for CONFIG_MEMSIZE zeros 2669 uint32_t channel_enable; // bit vector, each bit indicate specific channel enable or not 2670 uint16_t mem_voltage; // mem_voltage 2671 uint16_t vram_module_size; // Size of atom_vram_module_v9 2672 uint8_t ext_memory_id; // Current memory module ID 2673 uint8_t memory_type; // enum of atom_dgpu_vram_type 2674 uint8_t channel_num; // Number of mem. channels supported in this module 2675 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT 2676 uint8_t density; // _8Mx32, _16Mx32, _16Mx16, _32Mx16 2677 uint8_t tunningset_id; // MC phy registers set per. 2678 uint16_t reserved[4]; // reserved 2679 uint8_t vender_rev_id; // [7:4] Revision, [3:0] Vendor code 2680 uint8_t refreshrate; // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms) 2681 uint8_t vram_flags; // bit0= bankgroup enable 2682 uint8_t vram_rsd2; // reserved 2683 uint16_t gddr6_mr10; // gddr6 mode register10 value 2684 uint16_t gddr6_mr0; // gddr6 mode register0 value 2685 uint16_t gddr6_mr1; // gddr6 mode register1 value 2686 uint16_t gddr6_mr2; // gddr6 mode register2 value 2687 uint16_t gddr6_mr4; // gddr6 mode register4 value 2688 uint16_t gddr6_mr7; // gddr6 mode register7 value 2689 uint16_t gddr6_mr8; // gddr6 mode register8 value 2690 char dram_pnstring[40]; // part number end with '0'. 2691 }; 2692 2693 struct atom_gddr6_ac_timing_v2_5 { 2694 uint32_t u32umc_id_access; 2695 uint8_t RL; 2696 uint8_t WL; 2697 uint8_t tRAS; 2698 uint8_t tRC; 2699 2700 uint16_t tREFI; 2701 uint8_t tRFC; 2702 uint8_t tRFCpb; 2703 2704 uint8_t tRREFD; 2705 uint8_t tRCDRD; 2706 uint8_t tRCDWR; 2707 uint8_t tRP; 2708 2709 uint8_t tRRDS; 2710 uint8_t tRRDL; 2711 uint8_t tWR; 2712 uint8_t tWTRS; 2713 2714 uint8_t tWTRL; 2715 uint8_t tFAW; 2716 uint8_t tCCDS; 2717 uint8_t tCCDL; 2718 2719 uint8_t tCRCRL; 2720 uint8_t tCRCWL; 2721 uint8_t tCKE; 2722 uint8_t tCKSRE; 2723 2724 uint8_t tCKSRX; 2725 uint8_t tRTPS; 2726 uint8_t tRTPL; 2727 uint8_t tMRD; 2728 2729 uint8_t tMOD; 2730 uint8_t tXS; 2731 uint8_t tXHP; 2732 uint8_t tXSMRS; 2733 2734 uint32_t tXSH; 2735 2736 uint8_t tPD; 2737 uint8_t tXP; 2738 uint8_t tCPDED; 2739 uint8_t tACTPDE; 2740 2741 uint8_t tPREPDE; 2742 uint8_t tREFPDE; 2743 uint8_t tMRSPDEN; 2744 uint8_t tRDSRE; 2745 2746 uint8_t tWRSRE; 2747 uint8_t tPPD; 2748 uint8_t tCCDMW; 2749 uint8_t tWTRTR; 2750 2751 uint8_t tLTLTR; 2752 uint8_t tREFTR; 2753 uint8_t VNDR; 2754 uint8_t reserved[9]; 2755 }; 2756 2757 struct atom_gddr6_bit_byte_remap { 2758 uint32_t dphy_byteremap; //mmUMC_DPHY_ByteRemap 2759 uint32_t dphy_bitremap0; //mmUMC_DPHY_BitRemap0 2760 uint32_t dphy_bitremap1; //mmUMC_DPHY_BitRemap1 2761 uint32_t dphy_bitremap2; //mmUMC_DPHY_BitRemap2 2762 uint32_t aphy_bitremap0; //mmUMC_APHY_BitRemap0 2763 uint32_t aphy_bitremap1; //mmUMC_APHY_BitRemap1 2764 uint32_t phy_dram; //mmUMC_PHY_DRAM 2765 }; 2766 2767 struct atom_gddr6_dram_data_remap { 2768 uint32_t table_size; 2769 uint8_t phyintf_ck_inverted[8]; //UMC_PHY_PHYINTF_CNTL.INV_CK 2770 struct atom_gddr6_bit_byte_remap bit_byte_remap[16]; 2771 }; 2772 2773 struct atom_vram_info_header_v2_5 { 2774 struct atom_common_table_header table_header; 2775 uint16_t mem_adjust_tbloffset; // offset of atom_umc_init_reg_block structure for memory vendor specific UMC adjust settings 2776 uint16_t gddr6_ac_timing_offset; // offset of atom_gddr6_ac_timing_v2_5 structure for memory clock specific UMC settings 2777 uint16_t mc_adjust_pertile_tbloffset; // offset of atom_umc_init_reg_block structure for Per Byte Offset Preset Settings 2778 uint16_t mc_phyinit_tbloffset; // offset of atom_umc_init_reg_block structure for MC phy init set 2779 uint16_t dram_data_remap_tbloffset; // offset of atom_gddr6_dram_data_remap array to indicate DRAM data lane to GPU mapping 2780 uint16_t reserved; // offset of reserved 2781 uint16_t post_ucode_init_offset; // offset of atom_umc_init_reg_block structure for MC phy init after MC uCode complete umc init 2782 uint16_t strobe_mode_patch_tbloffset; // offset of atom_umc_init_reg_block structure for Strobe Mode memory clock specific UMC settings 2783 uint8_t vram_module_num; // indicate number of VRAM module 2784 uint8_t umcip_min_ver; 2785 uint8_t umcip_max_ver; 2786 uint8_t mc_phy_tile_num; // indicate the MCD tile number which use in DramDataRemapTbl and usMcAdjustPerTileTblOffset 2787 struct atom_vram_module_v11 vram_module[16]; // just for allocation, real number of blocks is in ucNumOfVRAMModule; 2788 }; 2789 2790 /* 2791 *************************************************************************** 2792 Data Table voltageobject_info structure 2793 *************************************************************************** 2794 */ 2795 struct atom_i2c_data_entry 2796 { 2797 uint16_t i2c_reg_index; // i2c register address, can be up to 16bit 2798 uint16_t i2c_reg_data; // i2c register data, can be up to 16bit 2799 }; 2800 2801 struct atom_voltage_object_header_v4{ 2802 uint8_t voltage_type; //enum atom_voltage_type 2803 uint8_t voltage_mode; //enum atom_voltage_object_mode 2804 uint16_t object_size; //Size of Object 2805 }; 2806 2807 // atom_voltage_object_header_v4.voltage_mode 2808 enum atom_voltage_object_mode 2809 { 2810 VOLTAGE_OBJ_GPIO_LUT = 0, //VOLTAGE and GPIO Lookup table ->atom_gpio_voltage_object_v4 2811 VOLTAGE_OBJ_VR_I2C_INIT_SEQ = 3, //VOLTAGE REGULATOR INIT sequece through I2C -> atom_i2c_voltage_object_v4 2812 VOLTAGE_OBJ_PHASE_LUT = 4, //Set Vregulator Phase lookup table ->atom_gpio_voltage_object_v4 2813 VOLTAGE_OBJ_SVID2 = 7, //Indicate voltage control by SVID2 ->atom_svid2_voltage_object_v4 2814 VOLTAGE_OBJ_EVV = 8, 2815 VOLTAGE_OBJ_MERGED_POWER = 9, 2816 }; 2817 2818 struct atom_i2c_voltage_object_v4 2819 { 2820 struct atom_voltage_object_header_v4 header; // voltage mode = VOLTAGE_OBJ_VR_I2C_INIT_SEQ 2821 uint8_t regulator_id; //Indicate Voltage Regulator Id 2822 uint8_t i2c_id; 2823 uint8_t i2c_slave_addr; 2824 uint8_t i2c_control_offset; 2825 uint8_t i2c_flag; // Bit0: 0 - One byte data; 1 - Two byte data 2826 uint8_t i2c_speed; // =0, use default i2c speed, otherwise use it in unit of kHz. 2827 uint8_t reserved[2]; 2828 struct atom_i2c_data_entry i2cdatalut[1]; // end with 0xff 2829 }; 2830 2831 // ATOM_I2C_VOLTAGE_OBJECT_V3.ucVoltageControlFlag 2832 enum atom_i2c_voltage_control_flag 2833 { 2834 VOLTAGE_DATA_ONE_BYTE = 0, 2835 VOLTAGE_DATA_TWO_BYTE = 1, 2836 }; 2837 2838 2839 struct atom_voltage_gpio_map_lut 2840 { 2841 uint32_t voltage_gpio_reg_val; // The Voltage ID which is used to program GPIO register 2842 uint16_t voltage_level_mv; // The corresponding Voltage Value, in mV 2843 }; 2844 2845 struct atom_gpio_voltage_object_v4 2846 { 2847 struct atom_voltage_object_header_v4 header; // voltage mode = VOLTAGE_OBJ_GPIO_LUT or VOLTAGE_OBJ_PHASE_LUT 2848 uint8_t gpio_control_id; // default is 0 which indicate control through CG VID mode 2849 uint8_t gpio_entry_num; // indiate the entry numbers of Votlage/Gpio value Look up table 2850 uint8_t phase_delay_us; // phase delay in unit of micro second 2851 uint8_t reserved; 2852 uint32_t gpio_mask_val; // GPIO Mask value 2853 struct atom_voltage_gpio_map_lut voltage_gpio_lut[1]; 2854 }; 2855 2856 struct atom_svid2_voltage_object_v4 2857 { 2858 struct atom_voltage_object_header_v4 header; // voltage mode = VOLTAGE_OBJ_SVID2 2859 uint8_t loadline_psi1; // bit4:0= loadline setting ( Core Loadline trim and offset trim ), bit5=0:PSI1_L disable =1: PSI1_L enable 2860 uint8_t psi0_l_vid_thresd; // VR PSI0_L VID threshold 2861 uint8_t psi0_enable; // 2862 uint8_t maxvstep; 2863 uint8_t telemetry_offset; 2864 uint8_t telemetry_gain; 2865 uint16_t reserved1; 2866 }; 2867 2868 struct atom_merged_voltage_object_v4 2869 { 2870 struct atom_voltage_object_header_v4 header; // voltage mode = VOLTAGE_OBJ_MERGED_POWER 2871 uint8_t merged_powerrail_type; //enum atom_voltage_type 2872 uint8_t reserved[3]; 2873 }; 2874 2875 union atom_voltage_object_v4{ 2876 struct atom_gpio_voltage_object_v4 gpio_voltage_obj; 2877 struct atom_i2c_voltage_object_v4 i2c_voltage_obj; 2878 struct atom_svid2_voltage_object_v4 svid2_voltage_obj; 2879 struct atom_merged_voltage_object_v4 merged_voltage_obj; 2880 }; 2881 2882 struct atom_voltage_objects_info_v4_1 2883 { 2884 struct atom_common_table_header table_header; 2885 union atom_voltage_object_v4 voltage_object[1]; //Info for Voltage control 2886 }; 2887 2888 2889 /* 2890 *************************************************************************** 2891 All Command Function structure definition 2892 *************************************************************************** 2893 */ 2894 2895 /* 2896 *************************************************************************** 2897 Structures used by asic_init 2898 *************************************************************************** 2899 */ 2900 2901 struct asic_init_engine_parameters 2902 { 2903 uint32_t sclkfreqin10khz:24; 2904 uint32_t engineflag:8; /* enum atom_asic_init_engine_flag */ 2905 }; 2906 2907 struct asic_init_mem_parameters 2908 { 2909 uint32_t mclkfreqin10khz:24; 2910 uint32_t memflag:8; /* enum atom_asic_init_mem_flag */ 2911 }; 2912 2913 struct asic_init_parameters_v2_1 2914 { 2915 struct asic_init_engine_parameters engineparam; 2916 struct asic_init_mem_parameters memparam; 2917 }; 2918 2919 struct asic_init_ps_allocation_v2_1 2920 { 2921 struct asic_init_parameters_v2_1 param; 2922 uint32_t reserved[16]; 2923 }; 2924 2925 2926 enum atom_asic_init_engine_flag 2927 { 2928 b3NORMAL_ENGINE_INIT = 0, 2929 b3SRIOV_SKIP_ASIC_INIT = 0x02, 2930 b3SRIOV_LOAD_UCODE = 0x40, 2931 }; 2932 2933 enum atom_asic_init_mem_flag 2934 { 2935 b3NORMAL_MEM_INIT = 0, 2936 b3DRAM_SELF_REFRESH_EXIT =0x20, 2937 }; 2938 2939 /* 2940 *************************************************************************** 2941 Structures used by setengineclock 2942 *************************************************************************** 2943 */ 2944 2945 struct set_engine_clock_parameters_v2_1 2946 { 2947 uint32_t sclkfreqin10khz:24; 2948 uint32_t sclkflag:8; /* enum atom_set_engine_mem_clock_flag, */ 2949 uint32_t reserved[10]; 2950 }; 2951 2952 struct set_engine_clock_ps_allocation_v2_1 2953 { 2954 struct set_engine_clock_parameters_v2_1 clockinfo; 2955 uint32_t reserved[10]; 2956 }; 2957 2958 2959 enum atom_set_engine_mem_clock_flag 2960 { 2961 b3NORMAL_CHANGE_CLOCK = 0, 2962 b3FIRST_TIME_CHANGE_CLOCK = 0x08, 2963 b3STORE_DPM_TRAINGING = 0x40, //Applicable to memory clock change,when set, it store specific DPM mode training result 2964 }; 2965 2966 /* 2967 *************************************************************************** 2968 Structures used by getengineclock 2969 *************************************************************************** 2970 */ 2971 struct get_engine_clock_parameter 2972 { 2973 uint32_t sclk_10khz; // current engine speed in 10KHz unit 2974 uint32_t reserved; 2975 }; 2976 2977 /* 2978 *************************************************************************** 2979 Structures used by setmemoryclock 2980 *************************************************************************** 2981 */ 2982 struct set_memory_clock_parameters_v2_1 2983 { 2984 uint32_t mclkfreqin10khz:24; 2985 uint32_t mclkflag:8; /* enum atom_set_engine_mem_clock_flag, */ 2986 uint32_t reserved[10]; 2987 }; 2988 2989 struct set_memory_clock_ps_allocation_v2_1 2990 { 2991 struct set_memory_clock_parameters_v2_1 clockinfo; 2992 uint32_t reserved[10]; 2993 }; 2994 2995 2996 /* 2997 *************************************************************************** 2998 Structures used by getmemoryclock 2999 *************************************************************************** 3000 */ 3001 struct get_memory_clock_parameter 3002 { 3003 uint32_t mclk_10khz; // current engine speed in 10KHz unit 3004 uint32_t reserved; 3005 }; 3006 3007 3008 3009 /* 3010 *************************************************************************** 3011 Structures used by setvoltage 3012 *************************************************************************** 3013 */ 3014 3015 struct set_voltage_parameters_v1_4 3016 { 3017 uint8_t voltagetype; /* enum atom_voltage_type */ 3018 uint8_t command; /* Indicate action: Set voltage level, enum atom_set_voltage_command */ 3019 uint16_t vlevel_mv; /* real voltage level in unit of mv or Voltage Phase (0, 1, 2, .. ) */ 3020 }; 3021 3022 //set_voltage_parameters_v2_1.voltagemode 3023 enum atom_set_voltage_command{ 3024 ATOM_SET_VOLTAGE = 0, 3025 ATOM_INIT_VOLTAGE_REGULATOR = 3, 3026 ATOM_SET_VOLTAGE_PHASE = 4, 3027 ATOM_GET_LEAKAGE_ID = 8, 3028 }; 3029 3030 struct set_voltage_ps_allocation_v1_4 3031 { 3032 struct set_voltage_parameters_v1_4 setvoltageparam; 3033 uint32_t reserved[10]; 3034 }; 3035 3036 3037 /* 3038 *************************************************************************** 3039 Structures used by computegpuclockparam 3040 *************************************************************************** 3041 */ 3042 3043 //ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag 3044 enum atom_gpu_clock_type 3045 { 3046 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK =0x00, 3047 COMPUTE_GPUCLK_INPUT_FLAG_GFXCLK =0x01, 3048 COMPUTE_GPUCLK_INPUT_FLAG_UCLK =0x02, 3049 }; 3050 3051 struct compute_gpu_clock_input_parameter_v1_8 3052 { 3053 uint32_t gpuclock_10khz:24; //Input= target clock, output = actual clock 3054 uint32_t gpu_clock_type:8; //Input indicate clock type: enum atom_gpu_clock_type 3055 uint32_t reserved[5]; 3056 }; 3057 3058 3059 struct compute_gpu_clock_output_parameter_v1_8 3060 { 3061 uint32_t gpuclock_10khz:24; //Input= target clock, output = actual clock 3062 uint32_t dfs_did:8; //return parameter: DFS divider which is used to program to register directly 3063 uint32_t pll_fb_mult; //Feedback Multiplier, bit 8:0 int, bit 15:12 post_div, bit 31:16 frac 3064 uint32_t pll_ss_fbsmult; // Spread FB Mult: bit 8:0 int, bit 31:16 frac 3065 uint16_t pll_ss_slew_frac; 3066 uint8_t pll_ss_enable; 3067 uint8_t reserved; 3068 uint32_t reserved1[2]; 3069 }; 3070 3071 3072 3073 /* 3074 *************************************************************************** 3075 Structures used by ReadEfuseValue 3076 *************************************************************************** 3077 */ 3078 3079 struct read_efuse_input_parameters_v3_1 3080 { 3081 uint16_t efuse_start_index; 3082 uint8_t reserved; 3083 uint8_t bitslen; 3084 }; 3085 3086 // ReadEfuseValue input/output parameter 3087 union read_efuse_value_parameters_v3_1 3088 { 3089 struct read_efuse_input_parameters_v3_1 efuse_info; 3090 uint32_t efusevalue; 3091 }; 3092 3093 3094 /* 3095 *************************************************************************** 3096 Structures used by getsmuclockinfo 3097 *************************************************************************** 3098 */ 3099 struct atom_get_smu_clock_info_parameters_v3_1 3100 { 3101 uint8_t syspll_id; // 0= syspll0, 1=syspll1, 2=syspll2 3102 uint8_t clk_id; // atom_smu9_syspll0_clock_id (only valid when command == GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ ) 3103 uint8_t command; // enum of atom_get_smu_clock_info_command 3104 uint8_t dfsdid; // =0: get DFS DID from register, >0, give DFS divider, (only valid when command == GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ ) 3105 }; 3106 3107 enum atom_get_smu_clock_info_command 3108 { 3109 GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ = 0, 3110 GET_SMU_CLOCK_INFO_V3_1_GET_PLLVCO_FREQ = 1, 3111 GET_SMU_CLOCK_INFO_V3_1_GET_PLLREFCLK_FREQ = 2, 3112 }; 3113 3114 enum atom_smu9_syspll0_clock_id 3115 { 3116 SMU9_SYSPLL0_SMNCLK_ID = 0, // SMNCLK 3117 SMU9_SYSPLL0_SOCCLK_ID = 1, // SOCCLK (FCLK) 3118 SMU9_SYSPLL0_MP0CLK_ID = 2, // MP0CLK 3119 SMU9_SYSPLL0_MP1CLK_ID = 3, // MP1CLK 3120 SMU9_SYSPLL0_LCLK_ID = 4, // LCLK 3121 SMU9_SYSPLL0_DCLK_ID = 5, // DCLK 3122 SMU9_SYSPLL0_VCLK_ID = 6, // VCLK 3123 SMU9_SYSPLL0_ECLK_ID = 7, // ECLK 3124 SMU9_SYSPLL0_DCEFCLK_ID = 8, // DCEFCLK 3125 SMU9_SYSPLL0_DPREFCLK_ID = 10, // DPREFCLK 3126 SMU9_SYSPLL0_DISPCLK_ID = 11, // DISPCLK 3127 }; 3128 3129 enum atom_smu11_syspll_id { 3130 SMU11_SYSPLL0_ID = 0, 3131 SMU11_SYSPLL1_0_ID = 1, 3132 SMU11_SYSPLL1_1_ID = 2, 3133 SMU11_SYSPLL1_2_ID = 3, 3134 SMU11_SYSPLL2_ID = 4, 3135 SMU11_SYSPLL3_0_ID = 5, 3136 SMU11_SYSPLL3_1_ID = 6, 3137 }; 3138 3139 enum atom_smu11_syspll0_clock_id { 3140 SMU11_SYSPLL0_ECLK_ID = 0, // ECLK 3141 SMU11_SYSPLL0_SOCCLK_ID = 1, // SOCCLK 3142 SMU11_SYSPLL0_MP0CLK_ID = 2, // MP0CLK 3143 SMU11_SYSPLL0_DCLK_ID = 3, // DCLK 3144 SMU11_SYSPLL0_VCLK_ID = 4, // VCLK 3145 SMU11_SYSPLL0_DCEFCLK_ID = 5, // DCEFCLK 3146 }; 3147 3148 enum atom_smu11_syspll1_0_clock_id { 3149 SMU11_SYSPLL1_0_UCLKA_ID = 0, // UCLK_a 3150 }; 3151 3152 enum atom_smu11_syspll1_1_clock_id { 3153 SMU11_SYSPLL1_0_UCLKB_ID = 0, // UCLK_b 3154 }; 3155 3156 enum atom_smu11_syspll1_2_clock_id { 3157 SMU11_SYSPLL1_0_FCLK_ID = 0, // FCLK 3158 }; 3159 3160 enum atom_smu11_syspll2_clock_id { 3161 SMU11_SYSPLL2_GFXCLK_ID = 0, // GFXCLK 3162 }; 3163 3164 enum atom_smu11_syspll3_0_clock_id { 3165 SMU11_SYSPLL3_0_WAFCLK_ID = 0, // WAFCLK 3166 SMU11_SYSPLL3_0_DISPCLK_ID = 1, // DISPCLK 3167 SMU11_SYSPLL3_0_DPREFCLK_ID = 2, // DPREFCLK 3168 }; 3169 3170 enum atom_smu11_syspll3_1_clock_id { 3171 SMU11_SYSPLL3_1_MP1CLK_ID = 0, // MP1CLK 3172 SMU11_SYSPLL3_1_SMNCLK_ID = 1, // SMNCLK 3173 SMU11_SYSPLL3_1_LCLK_ID = 2, // LCLK 3174 }; 3175 3176 struct atom_get_smu_clock_info_output_parameters_v3_1 3177 { 3178 union { 3179 uint32_t smu_clock_freq_hz; 3180 uint32_t syspllvcofreq_10khz; 3181 uint32_t sysspllrefclk_10khz; 3182 }atom_smu_outputclkfreq; 3183 }; 3184 3185 3186 3187 /* 3188 *************************************************************************** 3189 Structures used by dynamicmemorysettings 3190 *************************************************************************** 3191 */ 3192 3193 enum atom_dynamic_memory_setting_command 3194 { 3195 COMPUTE_MEMORY_PLL_PARAM = 1, 3196 COMPUTE_ENGINE_PLL_PARAM = 2, 3197 ADJUST_MC_SETTING_PARAM = 3, 3198 }; 3199 3200 /* when command = COMPUTE_MEMORY_PLL_PARAM or ADJUST_MC_SETTING_PARAM */ 3201 struct dynamic_mclk_settings_parameters_v2_1 3202 { 3203 uint32_t mclk_10khz:24; //Input= target mclk 3204 uint32_t command:8; //command enum of atom_dynamic_memory_setting_command 3205 uint32_t reserved; 3206 }; 3207 3208 /* when command = COMPUTE_ENGINE_PLL_PARAM */ 3209 struct dynamic_sclk_settings_parameters_v2_1 3210 { 3211 uint32_t sclk_10khz:24; //Input= target mclk 3212 uint32_t command:8; //command enum of atom_dynamic_memory_setting_command 3213 uint32_t mclk_10khz; 3214 uint32_t reserved; 3215 }; 3216 3217 union dynamic_memory_settings_parameters_v2_1 3218 { 3219 struct dynamic_mclk_settings_parameters_v2_1 mclk_setting; 3220 struct dynamic_sclk_settings_parameters_v2_1 sclk_setting; 3221 }; 3222 3223 3224 3225 /* 3226 *************************************************************************** 3227 Structures used by memorytraining 3228 *************************************************************************** 3229 */ 3230 3231 enum atom_umc6_0_ucode_function_call_enum_id 3232 { 3233 UMC60_UCODE_FUNC_ID_REINIT = 0, 3234 UMC60_UCODE_FUNC_ID_ENTER_SELFREFRESH = 1, 3235 UMC60_UCODE_FUNC_ID_EXIT_SELFREFRESH = 2, 3236 }; 3237 3238 3239 struct memory_training_parameters_v2_1 3240 { 3241 uint8_t ucode_func_id; 3242 uint8_t ucode_reserved[3]; 3243 uint32_t reserved[5]; 3244 }; 3245 3246 3247 /* 3248 *************************************************************************** 3249 Structures used by setpixelclock 3250 *************************************************************************** 3251 */ 3252 3253 struct set_pixel_clock_parameter_v1_7 3254 { 3255 uint32_t pixclk_100hz; // target the pixel clock to drive the CRTC timing in unit of 100Hz. 3256 3257 uint8_t pll_id; // ATOM_PHY_PLL0/ATOM_PHY_PLL1/ATOM_PPLL0 3258 uint8_t encoderobjid; // ASIC encoder id defined in objectId.h, 3259 // indicate which graphic encoder will be used. 3260 uint8_t encoder_mode; // Encoder mode: 3261 uint8_t miscinfo; // enum atom_set_pixel_clock_v1_7_misc_info 3262 uint8_t crtc_id; // enum of atom_crtc_def 3263 uint8_t deep_color_ratio; // HDMI panel bit depth: enum atom_set_pixel_clock_v1_7_deepcolor_ratio 3264 uint8_t reserved1[2]; 3265 uint32_t reserved2; 3266 }; 3267 3268 //ucMiscInfo 3269 enum atom_set_pixel_clock_v1_7_misc_info 3270 { 3271 PIXEL_CLOCK_V7_MISC_FORCE_PROG_PPLL = 0x01, 3272 PIXEL_CLOCK_V7_MISC_PROG_PHYPLL = 0x02, 3273 PIXEL_CLOCK_V7_MISC_YUV420_MODE = 0x04, 3274 PIXEL_CLOCK_V7_MISC_DVI_DUALLINK_EN = 0x08, 3275 PIXEL_CLOCK_V7_MISC_REF_DIV_SRC = 0x30, 3276 PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_XTALIN = 0x00, 3277 PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_PCIE = 0x10, 3278 PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_GENLK = 0x20, 3279 PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_REFPAD = 0x30, 3280 PIXEL_CLOCK_V7_MISC_ATOMIC_UPDATE = 0x40, 3281 PIXEL_CLOCK_V7_MISC_FORCE_SS_DIS = 0x80, 3282 }; 3283 3284 /* deep_color_ratio */ 3285 enum atom_set_pixel_clock_v1_7_deepcolor_ratio 3286 { 3287 PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS = 0x00, //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disable Deep Color DTO 3288 PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4 = 0x01, //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set Deep Color DTO to 5:4 3289 PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2 = 0x02, //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set Deep Color DTO to 3:2 3290 PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1 = 0x03, //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set Deep Color DTO to 2:1 3291 }; 3292 3293 /* 3294 *************************************************************************** 3295 Structures used by setdceclock 3296 *************************************************************************** 3297 */ 3298 3299 // SetDCEClock input parameter for DCE11.2( ELM and BF ) and above 3300 struct set_dce_clock_parameters_v2_1 3301 { 3302 uint32_t dceclk_10khz; // target DCE frequency in unit of 10KHZ, return real DISPCLK/DPREFCLK frequency. 3303 uint8_t dceclktype; // =0: DISPCLK =1: DPREFCLK =2: PIXCLK 3304 uint8_t dceclksrc; // ATOM_PLL0 or ATOM_GCK_DFS or ATOM_FCH_CLK or ATOM_COMBOPHY_PLLx 3305 uint8_t dceclkflag; // Bit [1:0] = PPLL ref clock source ( when ucDCEClkSrc= ATOM_PPLL0 ) 3306 uint8_t crtc_id; // ucDisp Pipe Id, ATOM_CRTC0/1/2/..., use only when ucDCEClkType = PIXCLK 3307 }; 3308 3309 //ucDCEClkType 3310 enum atom_set_dce_clock_clock_type 3311 { 3312 DCE_CLOCK_TYPE_DISPCLK = 0, 3313 DCE_CLOCK_TYPE_DPREFCLK = 1, 3314 DCE_CLOCK_TYPE_PIXELCLK = 2, // used by VBIOS internally, called by SetPixelClock 3315 }; 3316 3317 //ucDCEClkFlag when ucDCEClkType == DPREFCLK 3318 enum atom_set_dce_clock_dprefclk_flag 3319 { 3320 DCE_CLOCK_FLAG_PLL_REFCLK_SRC_MASK = 0x03, 3321 DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENERICA = 0x00, 3322 DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENLK = 0x01, 3323 DCE_CLOCK_FLAG_PLL_REFCLK_SRC_PCIE = 0x02, 3324 DCE_CLOCK_FLAG_PLL_REFCLK_SRC_XTALIN = 0x03, 3325 }; 3326 3327 //ucDCEClkFlag when ucDCEClkType == PIXCLK 3328 enum atom_set_dce_clock_pixclk_flag 3329 { 3330 DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_MASK = 0x03, 3331 DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_DIS = 0x00, //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disable Deep Color DTO 3332 DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_5_4 = 0x01, //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set Deep Color DTO to 5:4 3333 DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_3_2 = 0x02, //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set Deep Color DTO to 3:2 3334 DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_2_1 = 0x03, //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set Deep Color DTO to 2:1 3335 DCE_CLOCK_FLAG_PIXCLK_YUV420_MODE = 0x04, 3336 }; 3337 3338 struct set_dce_clock_ps_allocation_v2_1 3339 { 3340 struct set_dce_clock_parameters_v2_1 param; 3341 uint32_t ulReserved[2]; 3342 }; 3343 3344 3345 /****************************************************************************/ 3346 // Structures used by BlankCRTC 3347 /****************************************************************************/ 3348 struct blank_crtc_parameters 3349 { 3350 uint8_t crtc_id; // enum atom_crtc_def 3351 uint8_t blanking; // enum atom_blank_crtc_command 3352 uint16_t reserved; 3353 uint32_t reserved1; 3354 }; 3355 3356 enum atom_blank_crtc_command 3357 { 3358 ATOM_BLANKING = 1, 3359 ATOM_BLANKING_OFF = 0, 3360 }; 3361 3362 /****************************************************************************/ 3363 // Structures used by enablecrtc 3364 /****************************************************************************/ 3365 struct enable_crtc_parameters 3366 { 3367 uint8_t crtc_id; // enum atom_crtc_def 3368 uint8_t enable; // ATOM_ENABLE or ATOM_DISABLE 3369 uint8_t padding[2]; 3370 }; 3371 3372 3373 /****************************************************************************/ 3374 // Structure used by EnableDispPowerGating 3375 /****************************************************************************/ 3376 struct enable_disp_power_gating_parameters_v2_1 3377 { 3378 uint8_t disp_pipe_id; // ATOM_CRTC1, ATOM_CRTC2, ... 3379 uint8_t enable; // ATOM_ENABLE or ATOM_DISABLE 3380 uint8_t padding[2]; 3381 }; 3382 3383 struct enable_disp_power_gating_ps_allocation 3384 { 3385 struct enable_disp_power_gating_parameters_v2_1 param; 3386 uint32_t ulReserved[4]; 3387 }; 3388 3389 /****************************************************************************/ 3390 // Structure used in setcrtc_usingdtdtiming 3391 /****************************************************************************/ 3392 struct set_crtc_using_dtd_timing_parameters 3393 { 3394 uint16_t h_size; 3395 uint16_t h_blanking_time; 3396 uint16_t v_size; 3397 uint16_t v_blanking_time; 3398 uint16_t h_syncoffset; 3399 uint16_t h_syncwidth; 3400 uint16_t v_syncoffset; 3401 uint16_t v_syncwidth; 3402 uint16_t modemiscinfo; 3403 uint8_t h_border; 3404 uint8_t v_border; 3405 uint8_t crtc_id; // enum atom_crtc_def 3406 uint8_t encoder_mode; // atom_encode_mode_def 3407 uint8_t padding[2]; 3408 }; 3409 3410 3411 /****************************************************************************/ 3412 // Structures used by processi2cchanneltransaction 3413 /****************************************************************************/ 3414 struct process_i2c_channel_transaction_parameters 3415 { 3416 uint8_t i2cspeed_khz; 3417 union { 3418 uint8_t regindex; 3419 uint8_t status; /* enum atom_process_i2c_flag */ 3420 } regind_status; 3421 uint16_t i2c_data_out; 3422 uint8_t flag; /* enum atom_process_i2c_status */ 3423 uint8_t trans_bytes; 3424 uint8_t slave_addr; 3425 uint8_t i2c_id; 3426 }; 3427 3428 //ucFlag 3429 enum atom_process_i2c_flag 3430 { 3431 HW_I2C_WRITE = 1, 3432 HW_I2C_READ = 0, 3433 I2C_2BYTE_ADDR = 0x02, 3434 HW_I2C_SMBUS_BYTE_WR = 0x04, 3435 }; 3436 3437 //status 3438 enum atom_process_i2c_status 3439 { 3440 HW_ASSISTED_I2C_STATUS_FAILURE =2, 3441 HW_ASSISTED_I2C_STATUS_SUCCESS =1, 3442 }; 3443 3444 3445 /****************************************************************************/ 3446 // Structures used by processauxchanneltransaction 3447 /****************************************************************************/ 3448 3449 struct process_aux_channel_transaction_parameters_v1_2 3450 { 3451 uint16_t aux_request; 3452 uint16_t dataout; 3453 uint8_t channelid; 3454 union { 3455 uint8_t reply_status; 3456 uint8_t aux_delay; 3457 } aux_status_delay; 3458 uint8_t dataout_len; 3459 uint8_t hpd_id; //=0: HPD1, =1: HPD2, =2: HPD3, =3: HPD4, =4: HPD5, =5: HPD6 3460 }; 3461 3462 3463 /****************************************************************************/ 3464 // Structures used by selectcrtc_source 3465 /****************************************************************************/ 3466 3467 struct select_crtc_source_parameters_v2_3 3468 { 3469 uint8_t crtc_id; // enum atom_crtc_def 3470 uint8_t encoder_id; // enum atom_dig_def 3471 uint8_t encode_mode; // enum atom_encode_mode_def 3472 uint8_t dst_bpc; // enum atom_panel_bit_per_color 3473 }; 3474 3475 3476 /****************************************************************************/ 3477 // Structures used by digxencodercontrol 3478 /****************************************************************************/ 3479 3480 // ucAction: 3481 enum atom_dig_encoder_control_action 3482 { 3483 ATOM_ENCODER_CMD_DISABLE_DIG = 0, 3484 ATOM_ENCODER_CMD_ENABLE_DIG = 1, 3485 ATOM_ENCODER_CMD_DP_LINK_TRAINING_START = 0x08, 3486 ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1 = 0x09, 3487 ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2 = 0x0a, 3488 ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3 = 0x13, 3489 ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE = 0x0b, 3490 ATOM_ENCODER_CMD_DP_VIDEO_OFF = 0x0c, 3491 ATOM_ENCODER_CMD_DP_VIDEO_ON = 0x0d, 3492 ATOM_ENCODER_CMD_SETUP_PANEL_MODE = 0x10, 3493 ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN4 = 0x14, 3494 ATOM_ENCODER_CMD_STREAM_SETUP = 0x0F, 3495 ATOM_ENCODER_CMD_LINK_SETUP = 0x11, 3496 ATOM_ENCODER_CMD_ENCODER_BLANK = 0x12, 3497 }; 3498 3499 //define ucPanelMode 3500 enum atom_dig_encoder_control_panelmode 3501 { 3502 DP_PANEL_MODE_DISABLE = 0x00, 3503 DP_PANEL_MODE_ENABLE_eDP_MODE = 0x01, 3504 DP_PANEL_MODE_ENABLE_LVLINK_MODE = 0x11, 3505 }; 3506 3507 //ucDigId 3508 enum atom_dig_encoder_control_v5_digid 3509 { 3510 ATOM_ENCODER_CONFIG_V5_DIG0_ENCODER = 0x00, 3511 ATOM_ENCODER_CONFIG_V5_DIG1_ENCODER = 0x01, 3512 ATOM_ENCODER_CONFIG_V5_DIG2_ENCODER = 0x02, 3513 ATOM_ENCODER_CONFIG_V5_DIG3_ENCODER = 0x03, 3514 ATOM_ENCODER_CONFIG_V5_DIG4_ENCODER = 0x04, 3515 ATOM_ENCODER_CONFIG_V5_DIG5_ENCODER = 0x05, 3516 ATOM_ENCODER_CONFIG_V5_DIG6_ENCODER = 0x06, 3517 ATOM_ENCODER_CONFIG_V5_DIG7_ENCODER = 0x07, 3518 }; 3519 3520 struct dig_encoder_stream_setup_parameters_v1_5 3521 { 3522 uint8_t digid; // 0~6 map to DIG0~DIG6 enum atom_dig_encoder_control_v5_digid 3523 uint8_t action; // = ATOM_ENOCODER_CMD_STREAM_SETUP 3524 uint8_t digmode; // ATOM_ENCODER_MODE_DP/ATOM_ENCODER_MODE_DVI/ATOM_ENCODER_MODE_HDMI 3525 uint8_t lanenum; // Lane number 3526 uint32_t pclk_10khz; // Pixel Clock in 10Khz 3527 uint8_t bitpercolor; 3528 uint8_t dplinkrate_270mhz;//= DP link rate/270Mhz, =6: 1.62G = 10: 2.7G, =20: 5.4Ghz, =30: 8.1Ghz etc 3529 uint8_t reserved[2]; 3530 }; 3531 3532 struct dig_encoder_link_setup_parameters_v1_5 3533 { 3534 uint8_t digid; // 0~6 map to DIG0~DIG6 enum atom_dig_encoder_control_v5_digid 3535 uint8_t action; // = ATOM_ENOCODER_CMD_LINK_SETUP 3536 uint8_t digmode; // ATOM_ENCODER_MODE_DP/ATOM_ENCODER_MODE_DVI/ATOM_ENCODER_MODE_HDMI 3537 uint8_t lanenum; // Lane number 3538 uint8_t symclk_10khz; // Symbol Clock in 10Khz 3539 uint8_t hpd_sel; 3540 uint8_t digfe_sel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable, 3541 uint8_t reserved[2]; 3542 }; 3543 3544 struct dp_panel_mode_set_parameters_v1_5 3545 { 3546 uint8_t digid; // 0~6 map to DIG0~DIG6 enum atom_dig_encoder_control_v5_digid 3547 uint8_t action; // = ATOM_ENCODER_CMD_DPLINK_SETUP 3548 uint8_t panelmode; // enum atom_dig_encoder_control_panelmode 3549 uint8_t reserved1; 3550 uint32_t reserved2[2]; 3551 }; 3552 3553 struct dig_encoder_generic_cmd_parameters_v1_5 3554 { 3555 uint8_t digid; // 0~6 map to DIG0~DIG6 enum atom_dig_encoder_control_v5_digid 3556 uint8_t action; // = rest of generic encoder command which does not carry any parameters 3557 uint8_t reserved1[2]; 3558 uint32_t reserved2[2]; 3559 }; 3560 3561 union dig_encoder_control_parameters_v1_5 3562 { 3563 struct dig_encoder_generic_cmd_parameters_v1_5 cmd_param; 3564 struct dig_encoder_stream_setup_parameters_v1_5 stream_param; 3565 struct dig_encoder_link_setup_parameters_v1_5 link_param; 3566 struct dp_panel_mode_set_parameters_v1_5 dppanel_param; 3567 }; 3568 3569 /* 3570 *************************************************************************** 3571 Structures used by dig1transmittercontrol 3572 *************************************************************************** 3573 */ 3574 struct dig_transmitter_control_parameters_v1_6 3575 { 3576 uint8_t phyid; // 0=UNIPHYA, 1=UNIPHYB, 2=UNIPHYC, 3=UNIPHYD, 4= UNIPHYE 5=UNIPHYF 3577 uint8_t action; // define as ATOM_TRANSMITER_ACTION_xxx 3578 union { 3579 uint8_t digmode; // enum atom_encode_mode_def 3580 uint8_t dplaneset; // DP voltage swing and pre-emphasis value defined in DPCD DP_LANE_SET, "DP_LANE_SET__xDB_y_zV" 3581 } mode_laneset; 3582 uint8_t lanenum; // Lane number 1, 2, 4, 8 3583 uint32_t symclk_10khz; // Symbol Clock in 10Khz 3584 uint8_t hpdsel; // =1: HPD1, =2: HPD2, .... =6: HPD6, =0: HPD is not assigned 3585 uint8_t digfe_sel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable, 3586 uint8_t connobj_id; // Connector Object Id defined in ObjectId.h 3587 uint8_t reserved; 3588 uint32_t reserved1; 3589 }; 3590 3591 struct dig_transmitter_control_ps_allocation_v1_6 3592 { 3593 struct dig_transmitter_control_parameters_v1_6 param; 3594 uint32_t reserved[4]; 3595 }; 3596 3597 //ucAction 3598 enum atom_dig_transmitter_control_action 3599 { 3600 ATOM_TRANSMITTER_ACTION_DISABLE = 0, 3601 ATOM_TRANSMITTER_ACTION_ENABLE = 1, 3602 ATOM_TRANSMITTER_ACTION_LCD_BLOFF = 2, 3603 ATOM_TRANSMITTER_ACTION_LCD_BLON = 3, 3604 ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL = 4, 3605 ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START = 5, 3606 ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP = 6, 3607 ATOM_TRANSMITTER_ACTION_INIT = 7, 3608 ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT = 8, 3609 ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT = 9, 3610 ATOM_TRANSMITTER_ACTION_SETUP = 10, 3611 ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH = 11, 3612 ATOM_TRANSMITTER_ACTION_POWER_ON = 12, 3613 ATOM_TRANSMITTER_ACTION_POWER_OFF = 13, 3614 }; 3615 3616 // digfe_sel 3617 enum atom_dig_transmitter_control_digfe_sel 3618 { 3619 ATOM_TRANMSITTER_V6__DIGA_SEL = 0x01, 3620 ATOM_TRANMSITTER_V6__DIGB_SEL = 0x02, 3621 ATOM_TRANMSITTER_V6__DIGC_SEL = 0x04, 3622 ATOM_TRANMSITTER_V6__DIGD_SEL = 0x08, 3623 ATOM_TRANMSITTER_V6__DIGE_SEL = 0x10, 3624 ATOM_TRANMSITTER_V6__DIGF_SEL = 0x20, 3625 ATOM_TRANMSITTER_V6__DIGG_SEL = 0x40, 3626 }; 3627 3628 3629 //ucHPDSel 3630 enum atom_dig_transmitter_control_hpd_sel 3631 { 3632 ATOM_TRANSMITTER_V6_NO_HPD_SEL = 0x00, 3633 ATOM_TRANSMITTER_V6_HPD1_SEL = 0x01, 3634 ATOM_TRANSMITTER_V6_HPD2_SEL = 0x02, 3635 ATOM_TRANSMITTER_V6_HPD3_SEL = 0x03, 3636 ATOM_TRANSMITTER_V6_HPD4_SEL = 0x04, 3637 ATOM_TRANSMITTER_V6_HPD5_SEL = 0x05, 3638 ATOM_TRANSMITTER_V6_HPD6_SEL = 0x06, 3639 }; 3640 3641 // ucDPLaneSet 3642 enum atom_dig_transmitter_control_dplaneset 3643 { 3644 DP_LANE_SET__0DB_0_4V = 0x00, 3645 DP_LANE_SET__0DB_0_6V = 0x01, 3646 DP_LANE_SET__0DB_0_8V = 0x02, 3647 DP_LANE_SET__0DB_1_2V = 0x03, 3648 DP_LANE_SET__3_5DB_0_4V = 0x08, 3649 DP_LANE_SET__3_5DB_0_6V = 0x09, 3650 DP_LANE_SET__3_5DB_0_8V = 0x0a, 3651 DP_LANE_SET__6DB_0_4V = 0x10, 3652 DP_LANE_SET__6DB_0_6V = 0x11, 3653 DP_LANE_SET__9_5DB_0_4V = 0x18, 3654 }; 3655 3656 3657 3658 /****************************************************************************/ 3659 // Structures used by ExternalEncoderControl V2.4 3660 /****************************************************************************/ 3661 3662 struct external_encoder_control_parameters_v2_4 3663 { 3664 uint16_t pixelclock_10khz; // pixel clock in 10Khz, valid when ucAction=SETUP/ENABLE_OUTPUT 3665 uint8_t config; // indicate which encoder, and DP link rate when ucAction = SETUP/ENABLE_OUTPUT 3666 uint8_t action; // 3667 uint8_t encodermode; // encoder mode, only used when ucAction = SETUP/ENABLE_OUTPUT 3668 uint8_t lanenum; // lane number, only used when ucAction = SETUP/ENABLE_OUTPUT 3669 uint8_t bitpercolor; // output bit per color, only valid when ucAction = SETUP/ENABLE_OUTPUT and ucEncodeMode= DP 3670 uint8_t hpd_id; 3671 }; 3672 3673 3674 // ucAction 3675 enum external_encoder_control_action_def 3676 { 3677 EXTERNAL_ENCODER_ACTION_V3_DISABLE_OUTPUT = 0x00, 3678 EXTERNAL_ENCODER_ACTION_V3_ENABLE_OUTPUT = 0x01, 3679 EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT = 0x07, 3680 EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP = 0x0f, 3681 EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING_OFF = 0x10, 3682 EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING = 0x11, 3683 EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION = 0x12, 3684 EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP = 0x14, 3685 }; 3686 3687 // ucConfig 3688 enum external_encoder_control_v2_4_config_def 3689 { 3690 EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_MASK = 0x03, 3691 EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ = 0x00, 3692 EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ = 0x01, 3693 EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ = 0x02, 3694 EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_3_24GHZ = 0x03, 3695 EXTERNAL_ENCODER_CONFIG_V3_ENCODER_SEL_MAKS = 0x70, 3696 EXTERNAL_ENCODER_CONFIG_V3_ENCODER1 = 0x00, 3697 EXTERNAL_ENCODER_CONFIG_V3_ENCODER2 = 0x10, 3698 EXTERNAL_ENCODER_CONFIG_V3_ENCODER3 = 0x20, 3699 }; 3700 3701 struct external_encoder_control_ps_allocation_v2_4 3702 { 3703 struct external_encoder_control_parameters_v2_4 sExtEncoder; 3704 uint32_t reserved[2]; 3705 }; 3706 3707 3708 /* 3709 *************************************************************************** 3710 AMD ACPI Table 3711 3712 *************************************************************************** 3713 */ 3714 3715 struct amd_acpi_description_header{ 3716 uint32_t signature; 3717 uint32_t tableLength; //Length 3718 uint8_t revision; 3719 uint8_t checksum; 3720 uint8_t oemId[6]; 3721 uint8_t oemTableId[8]; //UINT64 OemTableId; 3722 uint32_t oemRevision; 3723 uint32_t creatorId; 3724 uint32_t creatorRevision; 3725 }; 3726 3727 struct uefi_acpi_vfct{ 3728 struct amd_acpi_description_header sheader; 3729 uint8_t tableUUID[16]; //0x24 3730 uint32_t vbiosimageoffset; //0x34. Offset to the first GOP_VBIOS_CONTENT block from the beginning of the stucture. 3731 uint32_t lib1Imageoffset; //0x38. Offset to the first GOP_LIB1_CONTENT block from the beginning of the stucture. 3732 uint32_t reserved[4]; //0x3C 3733 }; 3734 3735 struct vfct_image_header{ 3736 uint32_t pcibus; //0x4C 3737 uint32_t pcidevice; //0x50 3738 uint32_t pcifunction; //0x54 3739 uint16_t vendorid; //0x58 3740 uint16_t deviceid; //0x5A 3741 uint16_t ssvid; //0x5C 3742 uint16_t ssid; //0x5E 3743 uint32_t revision; //0x60 3744 uint32_t imagelength; //0x64 3745 }; 3746 3747 3748 struct gop_vbios_content { 3749 struct vfct_image_header vbiosheader; 3750 uint8_t vbioscontent[1]; 3751 }; 3752 3753 struct gop_lib1_content { 3754 struct vfct_image_header lib1header; 3755 uint8_t lib1content[1]; 3756 }; 3757 3758 3759 3760 /* 3761 *************************************************************************** 3762 Scratch Register definitions 3763 Each number below indicates which scratch regiser request, Active and 3764 Connect all share the same definitions as display_device_tag defines 3765 *************************************************************************** 3766 */ 3767 3768 enum scratch_register_def{ 3769 ATOM_DEVICE_CONNECT_INFO_DEF = 0, 3770 ATOM_BL_BRI_LEVEL_INFO_DEF = 2, 3771 ATOM_ACTIVE_INFO_DEF = 3, 3772 ATOM_LCD_INFO_DEF = 4, 3773 ATOM_DEVICE_REQ_INFO_DEF = 5, 3774 ATOM_ACC_CHANGE_INFO_DEF = 6, 3775 ATOM_PRE_OS_MODE_INFO_DEF = 7, 3776 ATOM_PRE_OS_ASSERTION_DEF = 8, //For GOP to record a 32bit assertion code, this is enabled by default in prodution GOP drivers. 3777 ATOM_INTERNAL_TIMER_INFO_DEF = 10, 3778 }; 3779 3780 enum scratch_device_connect_info_bit_def{ 3781 ATOM_DISPLAY_LCD1_CONNECT =0x0002, 3782 ATOM_DISPLAY_DFP1_CONNECT =0x0008, 3783 ATOM_DISPLAY_DFP2_CONNECT =0x0080, 3784 ATOM_DISPLAY_DFP3_CONNECT =0x0200, 3785 ATOM_DISPLAY_DFP4_CONNECT =0x0400, 3786 ATOM_DISPLAY_DFP5_CONNECT =0x0800, 3787 ATOM_DISPLAY_DFP6_CONNECT =0x0040, 3788 ATOM_DISPLAY_DFPx_CONNECT =0x0ec8, 3789 ATOM_CONNECT_INFO_DEVICE_MASK =0x0fff, 3790 }; 3791 3792 enum scratch_bl_bri_level_info_bit_def{ 3793 ATOM_CURRENT_BL_LEVEL_SHIFT =0x8, 3794 #ifndef _H2INC 3795 ATOM_CURRENT_BL_LEVEL_MASK =0x0000ff00, 3796 ATOM_DEVICE_DPMS_STATE =0x00010000, 3797 #endif 3798 }; 3799 3800 enum scratch_active_info_bits_def{ 3801 ATOM_DISPLAY_LCD1_ACTIVE =0x0002, 3802 ATOM_DISPLAY_DFP1_ACTIVE =0x0008, 3803 ATOM_DISPLAY_DFP2_ACTIVE =0x0080, 3804 ATOM_DISPLAY_DFP3_ACTIVE =0x0200, 3805 ATOM_DISPLAY_DFP4_ACTIVE =0x0400, 3806 ATOM_DISPLAY_DFP5_ACTIVE =0x0800, 3807 ATOM_DISPLAY_DFP6_ACTIVE =0x0040, 3808 ATOM_ACTIVE_INFO_DEVICE_MASK =0x0fff, 3809 }; 3810 3811 enum scratch_device_req_info_bits_def{ 3812 ATOM_DISPLAY_LCD1_REQ =0x0002, 3813 ATOM_DISPLAY_DFP1_REQ =0x0008, 3814 ATOM_DISPLAY_DFP2_REQ =0x0080, 3815 ATOM_DISPLAY_DFP3_REQ =0x0200, 3816 ATOM_DISPLAY_DFP4_REQ =0x0400, 3817 ATOM_DISPLAY_DFP5_REQ =0x0800, 3818 ATOM_DISPLAY_DFP6_REQ =0x0040, 3819 ATOM_REQ_INFO_DEVICE_MASK =0x0fff, 3820 }; 3821 3822 enum scratch_acc_change_info_bitshift_def{ 3823 ATOM_ACC_CHANGE_ACC_MODE_SHIFT =4, 3824 ATOM_ACC_CHANGE_LID_STATUS_SHIFT =6, 3825 }; 3826 3827 enum scratch_acc_change_info_bits_def{ 3828 ATOM_ACC_CHANGE_ACC_MODE =0x00000010, 3829 ATOM_ACC_CHANGE_LID_STATUS =0x00000040, 3830 }; 3831 3832 enum scratch_pre_os_mode_info_bits_def{ 3833 ATOM_PRE_OS_MODE_MASK =0x00000003, 3834 ATOM_PRE_OS_MODE_VGA =0x00000000, 3835 ATOM_PRE_OS_MODE_VESA =0x00000001, 3836 ATOM_PRE_OS_MODE_GOP =0x00000002, 3837 ATOM_PRE_OS_MODE_PIXEL_DEPTH =0x0000000C, 3838 ATOM_PRE_OS_MODE_PIXEL_FORMAT_MASK=0x000000F0, 3839 ATOM_PRE_OS_MODE_8BIT_PAL_EN =0x00000100, 3840 ATOM_ASIC_INIT_COMPLETE =0x00000200, 3841 #ifndef _H2INC 3842 ATOM_PRE_OS_MODE_NUMBER_MASK =0xFFFF0000, 3843 #endif 3844 }; 3845 3846 3847 3848 /* 3849 *************************************************************************** 3850 ATOM firmware ID header file 3851 !! Please keep it at end of the atomfirmware.h !! 3852 *************************************************************************** 3853 */ 3854 #include "atomfirmwareid.h" 3855 #pragma pack() 3856 3857 #endif 3858 3859