1 /* 2 * Copyright 2016 Advanced Micro Devices, Inc. 3 * 4 * Permission is hereby granted, free of charge, to any person obtaining a 5 * copy of this software and associated documentation files (the "Software"), 6 * to deal in the Software without restriction, including without limitation 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8 * and/or sell copies of the Software, and to permit persons to whom the 9 * Software is furnished to do so, subject to the following conditions: 10 * 11 * The above copyright notice and this permission notice shall be included in 12 * all copies or substantial portions of the Software. 13 * 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 20 * OTHER DEALINGS IN THE SOFTWARE. 21 * 22 * Authors: AMD 23 * 24 */ 25 #include <linux/delay.h> 26 27 #include "dm_services.h" 28 #include "basics/dc_common.h" 29 #include "dm_helpers.h" 30 #include "core_types.h" 31 #include "resource.h" 32 #include "dcn20_resource.h" 33 #include "dcn20_hwseq.h" 34 #include "dce/dce_hwseq.h" 35 #include "dcn20_dsc.h" 36 #include "dcn20_optc.h" 37 #include "abm.h" 38 #include "clk_mgr.h" 39 #include "dmcu.h" 40 #include "hubp.h" 41 #include "timing_generator.h" 42 #include "opp.h" 43 #include "ipp.h" 44 #include "mpc.h" 45 #include "mcif_wb.h" 46 #include "dchubbub.h" 47 #include "reg_helper.h" 48 #include "dcn10/dcn10_cm_common.h" 49 #include "dc_link_dp.h" 50 #include "vm_helper.h" 51 #include "dccg.h" 52 #include "dc_dmub_srv.h" 53 #include "dce/dmub_hw_lock_mgr.h" 54 #include "hw_sequencer.h" 55 #include "inc/link_dpcd.h" 56 #include "dpcd_defs.h" 57 #include "inc/link_enc_cfg.h" 58 #include "link_hwss.h" 59 60 #define DC_LOGGER_INIT(logger) 61 62 #define CTX \ 63 hws->ctx 64 #define REG(reg)\ 65 hws->regs->reg 66 67 #undef FN 68 #define FN(reg_name, field_name) \ 69 hws->shifts->field_name, hws->masks->field_name 70 71 static int find_free_gsl_group(const struct dc *dc) 72 { 73 if (dc->res_pool->gsl_groups.gsl_0 == 0) 74 return 1; 75 if (dc->res_pool->gsl_groups.gsl_1 == 0) 76 return 2; 77 if (dc->res_pool->gsl_groups.gsl_2 == 0) 78 return 3; 79 80 return 0; 81 } 82 83 /* NOTE: This is not a generic setup_gsl function (hence the suffix as_lock) 84 * This is only used to lock pipes in pipe splitting case with immediate flip 85 * Ordinary MPC/OTG locks suppress VUPDATE which doesn't help with immediate, 86 * so we get tearing with freesync since we cannot flip multiple pipes 87 * atomically. 88 * We use GSL for this: 89 * - immediate flip: find first available GSL group if not already assigned 90 * program gsl with that group, set current OTG as master 91 * and always us 0x4 = AND of flip_ready from all pipes 92 * - vsync flip: disable GSL if used 93 * 94 * Groups in stream_res are stored as +1 from HW registers, i.e. 95 * gsl_0 <=> pipe_ctx->stream_res.gsl_group == 1 96 * Using a magic value like -1 would require tracking all inits/resets 97 */ 98 static void dcn20_setup_gsl_group_as_lock( 99 const struct dc *dc, 100 struct pipe_ctx *pipe_ctx, 101 bool enable) 102 { 103 struct gsl_params gsl; 104 int group_idx; 105 106 memset(&gsl, 0, sizeof(struct gsl_params)); 107 108 if (enable) { 109 /* return if group already assigned since GSL was set up 110 * for vsync flip, we would unassign so it can't be "left over" 111 */ 112 if (pipe_ctx->stream_res.gsl_group > 0) 113 return; 114 115 group_idx = find_free_gsl_group(dc); 116 ASSERT(group_idx != 0); 117 pipe_ctx->stream_res.gsl_group = group_idx; 118 119 /* set gsl group reg field and mark resource used */ 120 switch (group_idx) { 121 case 1: 122 gsl.gsl0_en = 1; 123 dc->res_pool->gsl_groups.gsl_0 = 1; 124 break; 125 case 2: 126 gsl.gsl1_en = 1; 127 dc->res_pool->gsl_groups.gsl_1 = 1; 128 break; 129 case 3: 130 gsl.gsl2_en = 1; 131 dc->res_pool->gsl_groups.gsl_2 = 1; 132 break; 133 default: 134 BREAK_TO_DEBUGGER(); 135 return; // invalid case 136 } 137 gsl.gsl_master_en = 1; 138 } else { 139 group_idx = pipe_ctx->stream_res.gsl_group; 140 if (group_idx == 0) 141 return; // if not in use, just return 142 143 pipe_ctx->stream_res.gsl_group = 0; 144 145 /* unset gsl group reg field and mark resource free */ 146 switch (group_idx) { 147 case 1: 148 gsl.gsl0_en = 0; 149 dc->res_pool->gsl_groups.gsl_0 = 0; 150 break; 151 case 2: 152 gsl.gsl1_en = 0; 153 dc->res_pool->gsl_groups.gsl_1 = 0; 154 break; 155 case 3: 156 gsl.gsl2_en = 0; 157 dc->res_pool->gsl_groups.gsl_2 = 0; 158 break; 159 default: 160 BREAK_TO_DEBUGGER(); 161 return; 162 } 163 gsl.gsl_master_en = 0; 164 } 165 166 /* at this point we want to program whether it's to enable or disable */ 167 if (pipe_ctx->stream_res.tg->funcs->set_gsl != NULL && 168 pipe_ctx->stream_res.tg->funcs->set_gsl_source_select != NULL) { 169 pipe_ctx->stream_res.tg->funcs->set_gsl( 170 pipe_ctx->stream_res.tg, 171 &gsl); 172 173 pipe_ctx->stream_res.tg->funcs->set_gsl_source_select( 174 pipe_ctx->stream_res.tg, group_idx, enable ? 4 : 0); 175 } else 176 BREAK_TO_DEBUGGER(); 177 } 178 179 void dcn20_set_flip_control_gsl( 180 struct pipe_ctx *pipe_ctx, 181 bool flip_immediate) 182 { 183 if (pipe_ctx && pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_control_surface_gsl) 184 pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_control_surface_gsl( 185 pipe_ctx->plane_res.hubp, flip_immediate); 186 187 } 188 189 void dcn20_enable_power_gating_plane( 190 struct dce_hwseq *hws, 191 bool enable) 192 { 193 bool force_on = true; /* disable power gating */ 194 195 if (enable) 196 force_on = false; 197 198 /* DCHUBP0/1/2/3/4/5 */ 199 REG_UPDATE(DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, force_on); 200 REG_UPDATE(DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, force_on); 201 REG_UPDATE(DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, force_on); 202 REG_UPDATE(DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, force_on); 203 if (REG(DOMAIN8_PG_CONFIG)) 204 REG_UPDATE(DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, force_on); 205 if (REG(DOMAIN10_PG_CONFIG)) 206 REG_UPDATE(DOMAIN10_PG_CONFIG, DOMAIN8_POWER_FORCEON, force_on); 207 208 /* DPP0/1/2/3/4/5 */ 209 REG_UPDATE(DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, force_on); 210 REG_UPDATE(DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, force_on); 211 REG_UPDATE(DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, force_on); 212 REG_UPDATE(DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, force_on); 213 if (REG(DOMAIN9_PG_CONFIG)) 214 REG_UPDATE(DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, force_on); 215 if (REG(DOMAIN11_PG_CONFIG)) 216 REG_UPDATE(DOMAIN11_PG_CONFIG, DOMAIN9_POWER_FORCEON, force_on); 217 218 /* DCS0/1/2/3/4/5 */ 219 REG_UPDATE(DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, force_on); 220 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, force_on); 221 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, force_on); 222 if (REG(DOMAIN19_PG_CONFIG)) 223 REG_UPDATE(DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, force_on); 224 if (REG(DOMAIN20_PG_CONFIG)) 225 REG_UPDATE(DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, force_on); 226 if (REG(DOMAIN21_PG_CONFIG)) 227 REG_UPDATE(DOMAIN21_PG_CONFIG, DOMAIN21_POWER_FORCEON, force_on); 228 } 229 230 void dcn20_dccg_init(struct dce_hwseq *hws) 231 { 232 /* 233 * set MICROSECOND_TIME_BASE_DIV 234 * 100Mhz refclk -> 0x120264 235 * 27Mhz refclk -> 0x12021b 236 * 48Mhz refclk -> 0x120230 237 * 238 */ 239 REG_WRITE(MICROSECOND_TIME_BASE_DIV, 0x120264); 240 241 /* 242 * set MILLISECOND_TIME_BASE_DIV 243 * 100Mhz refclk -> 0x1186a0 244 * 27Mhz refclk -> 0x106978 245 * 48Mhz refclk -> 0x10bb80 246 * 247 */ 248 REG_WRITE(MILLISECOND_TIME_BASE_DIV, 0x1186a0); 249 250 /* This value is dependent on the hardware pipeline delay so set once per SOC */ 251 REG_WRITE(DISPCLK_FREQ_CHANGE_CNTL, 0xe01003c); 252 } 253 254 void dcn20_disable_vga( 255 struct dce_hwseq *hws) 256 { 257 REG_WRITE(D1VGA_CONTROL, 0); 258 REG_WRITE(D2VGA_CONTROL, 0); 259 REG_WRITE(D3VGA_CONTROL, 0); 260 REG_WRITE(D4VGA_CONTROL, 0); 261 REG_WRITE(D5VGA_CONTROL, 0); 262 REG_WRITE(D6VGA_CONTROL, 0); 263 } 264 265 void dcn20_program_triple_buffer( 266 const struct dc *dc, 267 struct pipe_ctx *pipe_ctx, 268 bool enable_triple_buffer) 269 { 270 if (pipe_ctx->plane_res.hubp && pipe_ctx->plane_res.hubp->funcs) { 271 pipe_ctx->plane_res.hubp->funcs->hubp_enable_tripleBuffer( 272 pipe_ctx->plane_res.hubp, 273 enable_triple_buffer); 274 } 275 } 276 277 /* Blank pixel data during initialization */ 278 void dcn20_init_blank( 279 struct dc *dc, 280 struct timing_generator *tg) 281 { 282 struct dce_hwseq *hws = dc->hwseq; 283 enum dc_color_space color_space; 284 struct tg_color black_color = {0}; 285 struct output_pixel_processor *opp = NULL; 286 struct output_pixel_processor *bottom_opp = NULL; 287 uint32_t num_opps, opp_id_src0, opp_id_src1; 288 uint32_t otg_active_width, otg_active_height; 289 290 /* program opp dpg blank color */ 291 color_space = COLOR_SPACE_SRGB; 292 color_space_to_black_color(dc, color_space, &black_color); 293 294 /* get the OTG active size */ 295 tg->funcs->get_otg_active_size(tg, 296 &otg_active_width, 297 &otg_active_height); 298 299 /* get the OPTC source */ 300 tg->funcs->get_optc_source(tg, &num_opps, &opp_id_src0, &opp_id_src1); 301 302 if (opp_id_src0 >= dc->res_pool->res_cap->num_opp) { 303 ASSERT(false); 304 return; 305 } 306 opp = dc->res_pool->opps[opp_id_src0]; 307 308 if (num_opps == 2) { 309 otg_active_width = otg_active_width / 2; 310 311 if (opp_id_src1 >= dc->res_pool->res_cap->num_opp) { 312 ASSERT(false); 313 return; 314 } 315 bottom_opp = dc->res_pool->opps[opp_id_src1]; 316 } 317 318 opp->funcs->opp_set_disp_pattern_generator( 319 opp, 320 CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR, 321 CONTROLLER_DP_COLOR_SPACE_UDEFINED, 322 COLOR_DEPTH_UNDEFINED, 323 &black_color, 324 otg_active_width, 325 otg_active_height, 326 0); 327 328 if (num_opps == 2) { 329 bottom_opp->funcs->opp_set_disp_pattern_generator( 330 bottom_opp, 331 CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR, 332 CONTROLLER_DP_COLOR_SPACE_UDEFINED, 333 COLOR_DEPTH_UNDEFINED, 334 &black_color, 335 otg_active_width, 336 otg_active_height, 337 0); 338 } 339 340 hws->funcs.wait_for_blank_complete(opp); 341 } 342 343 void dcn20_dsc_pg_control( 344 struct dce_hwseq *hws, 345 unsigned int dsc_inst, 346 bool power_on) 347 { 348 uint32_t power_gate = power_on ? 0 : 1; 349 uint32_t pwr_status = power_on ? 0 : 2; 350 uint32_t org_ip_request_cntl = 0; 351 352 if (hws->ctx->dc->debug.disable_dsc_power_gate) 353 return; 354 355 if (REG(DOMAIN16_PG_CONFIG) == 0) 356 return; 357 358 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); 359 if (org_ip_request_cntl == 0) 360 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); 361 362 switch (dsc_inst) { 363 case 0: /* DSC0 */ 364 REG_UPDATE(DOMAIN16_PG_CONFIG, 365 DOMAIN16_POWER_GATE, power_gate); 366 367 REG_WAIT(DOMAIN16_PG_STATUS, 368 DOMAIN16_PGFSM_PWR_STATUS, pwr_status, 369 1, 1000); 370 break; 371 case 1: /* DSC1 */ 372 REG_UPDATE(DOMAIN17_PG_CONFIG, 373 DOMAIN17_POWER_GATE, power_gate); 374 375 REG_WAIT(DOMAIN17_PG_STATUS, 376 DOMAIN17_PGFSM_PWR_STATUS, pwr_status, 377 1, 1000); 378 break; 379 case 2: /* DSC2 */ 380 REG_UPDATE(DOMAIN18_PG_CONFIG, 381 DOMAIN18_POWER_GATE, power_gate); 382 383 REG_WAIT(DOMAIN18_PG_STATUS, 384 DOMAIN18_PGFSM_PWR_STATUS, pwr_status, 385 1, 1000); 386 break; 387 case 3: /* DSC3 */ 388 REG_UPDATE(DOMAIN19_PG_CONFIG, 389 DOMAIN19_POWER_GATE, power_gate); 390 391 REG_WAIT(DOMAIN19_PG_STATUS, 392 DOMAIN19_PGFSM_PWR_STATUS, pwr_status, 393 1, 1000); 394 break; 395 case 4: /* DSC4 */ 396 REG_UPDATE(DOMAIN20_PG_CONFIG, 397 DOMAIN20_POWER_GATE, power_gate); 398 399 REG_WAIT(DOMAIN20_PG_STATUS, 400 DOMAIN20_PGFSM_PWR_STATUS, pwr_status, 401 1, 1000); 402 break; 403 case 5: /* DSC5 */ 404 REG_UPDATE(DOMAIN21_PG_CONFIG, 405 DOMAIN21_POWER_GATE, power_gate); 406 407 REG_WAIT(DOMAIN21_PG_STATUS, 408 DOMAIN21_PGFSM_PWR_STATUS, pwr_status, 409 1, 1000); 410 break; 411 default: 412 BREAK_TO_DEBUGGER(); 413 break; 414 } 415 416 if (org_ip_request_cntl == 0) 417 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); 418 } 419 420 void dcn20_dpp_pg_control( 421 struct dce_hwseq *hws, 422 unsigned int dpp_inst, 423 bool power_on) 424 { 425 uint32_t power_gate = power_on ? 0 : 1; 426 uint32_t pwr_status = power_on ? 0 : 2; 427 428 if (hws->ctx->dc->debug.disable_dpp_power_gate) 429 return; 430 if (REG(DOMAIN1_PG_CONFIG) == 0) 431 return; 432 433 switch (dpp_inst) { 434 case 0: /* DPP0 */ 435 REG_UPDATE(DOMAIN1_PG_CONFIG, 436 DOMAIN1_POWER_GATE, power_gate); 437 438 REG_WAIT(DOMAIN1_PG_STATUS, 439 DOMAIN1_PGFSM_PWR_STATUS, pwr_status, 440 1, 1000); 441 break; 442 case 1: /* DPP1 */ 443 REG_UPDATE(DOMAIN3_PG_CONFIG, 444 DOMAIN3_POWER_GATE, power_gate); 445 446 REG_WAIT(DOMAIN3_PG_STATUS, 447 DOMAIN3_PGFSM_PWR_STATUS, pwr_status, 448 1, 1000); 449 break; 450 case 2: /* DPP2 */ 451 REG_UPDATE(DOMAIN5_PG_CONFIG, 452 DOMAIN5_POWER_GATE, power_gate); 453 454 REG_WAIT(DOMAIN5_PG_STATUS, 455 DOMAIN5_PGFSM_PWR_STATUS, pwr_status, 456 1, 1000); 457 break; 458 case 3: /* DPP3 */ 459 REG_UPDATE(DOMAIN7_PG_CONFIG, 460 DOMAIN7_POWER_GATE, power_gate); 461 462 REG_WAIT(DOMAIN7_PG_STATUS, 463 DOMAIN7_PGFSM_PWR_STATUS, pwr_status, 464 1, 1000); 465 break; 466 case 4: /* DPP4 */ 467 REG_UPDATE(DOMAIN9_PG_CONFIG, 468 DOMAIN9_POWER_GATE, power_gate); 469 470 REG_WAIT(DOMAIN9_PG_STATUS, 471 DOMAIN9_PGFSM_PWR_STATUS, pwr_status, 472 1, 1000); 473 break; 474 case 5: /* DPP5 */ 475 /* 476 * Do not power gate DPP5, should be left at HW default, power on permanently. 477 * PG on Pipe5 is De-featured, attempting to put it to PG state may result in hard 478 * reset. 479 * REG_UPDATE(DOMAIN11_PG_CONFIG, 480 * DOMAIN11_POWER_GATE, power_gate); 481 * 482 * REG_WAIT(DOMAIN11_PG_STATUS, 483 * DOMAIN11_PGFSM_PWR_STATUS, pwr_status, 484 * 1, 1000); 485 */ 486 break; 487 default: 488 BREAK_TO_DEBUGGER(); 489 break; 490 } 491 } 492 493 494 void dcn20_hubp_pg_control( 495 struct dce_hwseq *hws, 496 unsigned int hubp_inst, 497 bool power_on) 498 { 499 uint32_t power_gate = power_on ? 0 : 1; 500 uint32_t pwr_status = power_on ? 0 : 2; 501 502 if (hws->ctx->dc->debug.disable_hubp_power_gate) 503 return; 504 if (REG(DOMAIN0_PG_CONFIG) == 0) 505 return; 506 507 switch (hubp_inst) { 508 case 0: /* DCHUBP0 */ 509 REG_UPDATE(DOMAIN0_PG_CONFIG, 510 DOMAIN0_POWER_GATE, power_gate); 511 512 REG_WAIT(DOMAIN0_PG_STATUS, 513 DOMAIN0_PGFSM_PWR_STATUS, pwr_status, 514 1, 1000); 515 break; 516 case 1: /* DCHUBP1 */ 517 REG_UPDATE(DOMAIN2_PG_CONFIG, 518 DOMAIN2_POWER_GATE, power_gate); 519 520 REG_WAIT(DOMAIN2_PG_STATUS, 521 DOMAIN2_PGFSM_PWR_STATUS, pwr_status, 522 1, 1000); 523 break; 524 case 2: /* DCHUBP2 */ 525 REG_UPDATE(DOMAIN4_PG_CONFIG, 526 DOMAIN4_POWER_GATE, power_gate); 527 528 REG_WAIT(DOMAIN4_PG_STATUS, 529 DOMAIN4_PGFSM_PWR_STATUS, pwr_status, 530 1, 1000); 531 break; 532 case 3: /* DCHUBP3 */ 533 REG_UPDATE(DOMAIN6_PG_CONFIG, 534 DOMAIN6_POWER_GATE, power_gate); 535 536 REG_WAIT(DOMAIN6_PG_STATUS, 537 DOMAIN6_PGFSM_PWR_STATUS, pwr_status, 538 1, 1000); 539 break; 540 case 4: /* DCHUBP4 */ 541 REG_UPDATE(DOMAIN8_PG_CONFIG, 542 DOMAIN8_POWER_GATE, power_gate); 543 544 REG_WAIT(DOMAIN8_PG_STATUS, 545 DOMAIN8_PGFSM_PWR_STATUS, pwr_status, 546 1, 1000); 547 break; 548 case 5: /* DCHUBP5 */ 549 /* 550 * Do not power gate DCHUB5, should be left at HW default, power on permanently. 551 * PG on Pipe5 is De-featured, attempting to put it to PG state may result in hard 552 * reset. 553 * REG_UPDATE(DOMAIN10_PG_CONFIG, 554 * DOMAIN10_POWER_GATE, power_gate); 555 * 556 * REG_WAIT(DOMAIN10_PG_STATUS, 557 * DOMAIN10_PGFSM_PWR_STATUS, pwr_status, 558 * 1, 1000); 559 */ 560 break; 561 default: 562 BREAK_TO_DEBUGGER(); 563 break; 564 } 565 } 566 567 568 /* disable HW used by plane. 569 * note: cannot disable until disconnect is complete 570 */ 571 void dcn20_plane_atomic_disable(struct dc *dc, struct pipe_ctx *pipe_ctx) 572 { 573 struct dce_hwseq *hws = dc->hwseq; 574 struct hubp *hubp = pipe_ctx->plane_res.hubp; 575 struct dpp *dpp = pipe_ctx->plane_res.dpp; 576 577 dc->hwss.wait_for_mpcc_disconnect(dc, dc->res_pool, pipe_ctx); 578 579 /* In flip immediate with pipe splitting case GSL is used for 580 * synchronization so we must disable it when the plane is disabled. 581 */ 582 if (pipe_ctx->stream_res.gsl_group != 0) 583 dcn20_setup_gsl_group_as_lock(dc, pipe_ctx, false); 584 585 dc->hwss.set_flip_control_gsl(pipe_ctx, false); 586 587 hubp->funcs->hubp_clk_cntl(hubp, false); 588 589 dpp->funcs->dpp_dppclk_control(dpp, false, false); 590 591 hubp->power_gated = true; 592 593 hws->funcs.plane_atomic_power_down(dc, 594 pipe_ctx->plane_res.dpp, 595 pipe_ctx->plane_res.hubp); 596 597 pipe_ctx->stream = NULL; 598 memset(&pipe_ctx->stream_res, 0, sizeof(pipe_ctx->stream_res)); 599 memset(&pipe_ctx->plane_res, 0, sizeof(pipe_ctx->plane_res)); 600 pipe_ctx->top_pipe = NULL; 601 pipe_ctx->bottom_pipe = NULL; 602 pipe_ctx->plane_state = NULL; 603 } 604 605 606 void dcn20_disable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx) 607 { 608 DC_LOGGER_INIT(dc->ctx->logger); 609 610 if (!pipe_ctx->plane_res.hubp || pipe_ctx->plane_res.hubp->power_gated) 611 return; 612 613 dcn20_plane_atomic_disable(dc, pipe_ctx); 614 615 DC_LOG_DC("Power down front end %d\n", 616 pipe_ctx->pipe_idx); 617 } 618 619 void dcn20_disable_pixel_data(struct dc *dc, struct pipe_ctx *pipe_ctx, bool blank) 620 { 621 dcn20_blank_pixel_data(dc, pipe_ctx, blank); 622 } 623 624 static int calc_mpc_flow_ctrl_cnt(const struct dc_stream_state *stream, 625 int opp_cnt) 626 { 627 bool hblank_halved = optc2_is_two_pixels_per_containter(&stream->timing); 628 int flow_ctrl_cnt; 629 630 if (opp_cnt >= 2) 631 hblank_halved = true; 632 633 flow_ctrl_cnt = stream->timing.h_total - stream->timing.h_addressable - 634 stream->timing.h_border_left - 635 stream->timing.h_border_right; 636 637 if (hblank_halved) 638 flow_ctrl_cnt /= 2; 639 640 /* ODM combine 4:1 case */ 641 if (opp_cnt == 4) 642 flow_ctrl_cnt /= 2; 643 644 return flow_ctrl_cnt; 645 } 646 647 enum dc_status dcn20_enable_stream_timing( 648 struct pipe_ctx *pipe_ctx, 649 struct dc_state *context, 650 struct dc *dc) 651 { 652 struct dce_hwseq *hws = dc->hwseq; 653 struct dc_stream_state *stream = pipe_ctx->stream; 654 struct drr_params params = {0}; 655 unsigned int event_triggers = 0; 656 struct pipe_ctx *odm_pipe; 657 int opp_cnt = 1; 658 int opp_inst[MAX_PIPES] = { pipe_ctx->stream_res.opp->inst }; 659 bool interlace = stream->timing.flags.INTERLACE; 660 int i; 661 struct mpc_dwb_flow_control flow_control; 662 struct mpc *mpc = dc->res_pool->mpc; 663 bool rate_control_2x_pclk = (interlace || optc2_is_two_pixels_per_containter(&stream->timing)); 664 unsigned int k1_div = PIXEL_RATE_DIV_NA; 665 unsigned int k2_div = PIXEL_RATE_DIV_NA; 666 667 if (hws->funcs.calculate_dccg_k1_k2_values && dc->res_pool->dccg->funcs->set_pixel_rate_div) { 668 hws->funcs.calculate_dccg_k1_k2_values(pipe_ctx, &k1_div, &k2_div); 669 670 dc->res_pool->dccg->funcs->set_pixel_rate_div( 671 dc->res_pool->dccg, 672 pipe_ctx->stream_res.tg->inst, 673 k1_div, k2_div); 674 } 675 /* by upper caller loop, pipe0 is parent pipe and be called first. 676 * back end is set up by for pipe0. Other children pipe share back end 677 * with pipe 0. No program is needed. 678 */ 679 if (pipe_ctx->top_pipe != NULL) 680 return DC_OK; 681 682 /* TODO check if timing_changed, disable stream if timing changed */ 683 684 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { 685 opp_inst[opp_cnt] = odm_pipe->stream_res.opp->inst; 686 opp_cnt++; 687 } 688 689 if (opp_cnt > 1) 690 pipe_ctx->stream_res.tg->funcs->set_odm_combine( 691 pipe_ctx->stream_res.tg, 692 opp_inst, opp_cnt, 693 &pipe_ctx->stream->timing); 694 695 /* HW program guide assume display already disable 696 * by unplug sequence. OTG assume stop. 697 */ 698 pipe_ctx->stream_res.tg->funcs->enable_optc_clock(pipe_ctx->stream_res.tg, true); 699 700 if (false == pipe_ctx->clock_source->funcs->program_pix_clk( 701 pipe_ctx->clock_source, 702 &pipe_ctx->stream_res.pix_clk_params, 703 dp_get_link_encoding_format(&pipe_ctx->link_config.dp_link_settings), 704 &pipe_ctx->pll_settings)) { 705 BREAK_TO_DEBUGGER(); 706 return DC_ERROR_UNEXPECTED; 707 } 708 709 if (dc_is_hdmi_tmds_signal(stream->signal)) { 710 stream->link->phy_state.symclk_ref_cnts.otg = 1; 711 if (stream->link->phy_state.symclk_state == SYMCLK_OFF_TX_OFF) 712 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; 713 else 714 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_ON; 715 } 716 717 if (dc->hwseq->funcs.PLAT_58856_wa && (!dc_is_dp_signal(stream->signal))) 718 dc->hwseq->funcs.PLAT_58856_wa(context, pipe_ctx); 719 720 pipe_ctx->stream_res.tg->funcs->program_timing( 721 pipe_ctx->stream_res.tg, 722 &stream->timing, 723 pipe_ctx->pipe_dlg_param.vready_offset, 724 pipe_ctx->pipe_dlg_param.vstartup_start, 725 pipe_ctx->pipe_dlg_param.vupdate_offset, 726 pipe_ctx->pipe_dlg_param.vupdate_width, 727 pipe_ctx->stream->signal, 728 true); 729 730 rate_control_2x_pclk = rate_control_2x_pclk || opp_cnt > 1; 731 flow_control.flow_ctrl_mode = 0; 732 flow_control.flow_ctrl_cnt0 = 0x80; 733 flow_control.flow_ctrl_cnt1 = calc_mpc_flow_ctrl_cnt(stream, opp_cnt); 734 if (mpc->funcs->set_out_rate_control) { 735 for (i = 0; i < opp_cnt; ++i) { 736 mpc->funcs->set_out_rate_control( 737 mpc, opp_inst[i], 738 true, 739 rate_control_2x_pclk, 740 &flow_control); 741 } 742 } 743 744 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) 745 odm_pipe->stream_res.opp->funcs->opp_pipe_clock_control( 746 odm_pipe->stream_res.opp, 747 true); 748 749 pipe_ctx->stream_res.opp->funcs->opp_pipe_clock_control( 750 pipe_ctx->stream_res.opp, 751 true); 752 753 hws->funcs.blank_pixel_data(dc, pipe_ctx, true); 754 755 /* VTG is within DCHUB command block. DCFCLK is always on */ 756 if (false == pipe_ctx->stream_res.tg->funcs->enable_crtc(pipe_ctx->stream_res.tg)) { 757 BREAK_TO_DEBUGGER(); 758 return DC_ERROR_UNEXPECTED; 759 } 760 761 hws->funcs.wait_for_blank_complete(pipe_ctx->stream_res.opp); 762 763 params.vertical_total_min = stream->adjust.v_total_min; 764 params.vertical_total_max = stream->adjust.v_total_max; 765 params.vertical_total_mid = stream->adjust.v_total_mid; 766 params.vertical_total_mid_frame_num = stream->adjust.v_total_mid_frame_num; 767 if (pipe_ctx->stream_res.tg->funcs->set_drr) 768 pipe_ctx->stream_res.tg->funcs->set_drr( 769 pipe_ctx->stream_res.tg, ¶ms); 770 771 // DRR should set trigger event to monitor surface update event 772 if (stream->adjust.v_total_min != 0 && stream->adjust.v_total_max != 0) 773 event_triggers = 0x80; 774 /* Event triggers and num frames initialized for DRR, but can be 775 * later updated for PSR use. Note DRR trigger events are generated 776 * regardless of whether num frames met. 777 */ 778 if (pipe_ctx->stream_res.tg->funcs->set_static_screen_control) 779 pipe_ctx->stream_res.tg->funcs->set_static_screen_control( 780 pipe_ctx->stream_res.tg, event_triggers, 2); 781 782 /* TODO program crtc source select for non-virtual signal*/ 783 /* TODO program FMT */ 784 /* TODO setup link_enc */ 785 /* TODO set stream attributes */ 786 /* TODO program audio */ 787 /* TODO enable stream if timing changed */ 788 /* TODO unblank stream if DP */ 789 790 if (pipe_ctx->stream && pipe_ctx->stream->mall_stream_config.type == SUBVP_PHANTOM) { 791 if (pipe_ctx->stream_res.tg && pipe_ctx->stream_res.tg->funcs->phantom_crtc_post_enable) 792 pipe_ctx->stream_res.tg->funcs->phantom_crtc_post_enable(pipe_ctx->stream_res.tg); 793 } 794 return DC_OK; 795 } 796 797 void dcn20_program_output_csc(struct dc *dc, 798 struct pipe_ctx *pipe_ctx, 799 enum dc_color_space colorspace, 800 uint16_t *matrix, 801 int opp_id) 802 { 803 struct mpc *mpc = dc->res_pool->mpc; 804 enum mpc_output_csc_mode ocsc_mode = MPC_OUTPUT_CSC_COEF_A; 805 int mpcc_id = pipe_ctx->plane_res.hubp->inst; 806 807 if (mpc->funcs->power_on_mpc_mem_pwr) 808 mpc->funcs->power_on_mpc_mem_pwr(mpc, mpcc_id, true); 809 810 if (pipe_ctx->stream->csc_color_matrix.enable_adjustment == true) { 811 if (mpc->funcs->set_output_csc != NULL) 812 mpc->funcs->set_output_csc(mpc, 813 opp_id, 814 matrix, 815 ocsc_mode); 816 } else { 817 if (mpc->funcs->set_ocsc_default != NULL) 818 mpc->funcs->set_ocsc_default(mpc, 819 opp_id, 820 colorspace, 821 ocsc_mode); 822 } 823 } 824 825 bool dcn20_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx, 826 const struct dc_stream_state *stream) 827 { 828 int mpcc_id = pipe_ctx->plane_res.hubp->inst; 829 struct mpc *mpc = pipe_ctx->stream_res.opp->ctx->dc->res_pool->mpc; 830 struct pwl_params *params = NULL; 831 /* 832 * program OGAM only for the top pipe 833 * if there is a pipe split then fix diagnostic is required: 834 * how to pass OGAM parameter for stream. 835 * if programming for all pipes is required then remove condition 836 * pipe_ctx->top_pipe == NULL ,but then fix the diagnostic. 837 */ 838 if (mpc->funcs->power_on_mpc_mem_pwr) 839 mpc->funcs->power_on_mpc_mem_pwr(mpc, mpcc_id, true); 840 if (pipe_ctx->top_pipe == NULL 841 && mpc->funcs->set_output_gamma && stream->out_transfer_func) { 842 if (stream->out_transfer_func->type == TF_TYPE_HWPWL) 843 params = &stream->out_transfer_func->pwl; 844 else if (pipe_ctx->stream->out_transfer_func->type == 845 TF_TYPE_DISTRIBUTED_POINTS && 846 cm_helper_translate_curve_to_hw_format( 847 stream->out_transfer_func, 848 &mpc->blender_params, false)) 849 params = &mpc->blender_params; 850 /* 851 * there is no ROM 852 */ 853 if (stream->out_transfer_func->type == TF_TYPE_PREDEFINED) 854 BREAK_TO_DEBUGGER(); 855 } 856 /* 857 * if above if is not executed then 'params' equal to 0 and set in bypass 858 */ 859 mpc->funcs->set_output_gamma(mpc, mpcc_id, params); 860 861 return true; 862 } 863 864 bool dcn20_set_blend_lut( 865 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) 866 { 867 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; 868 bool result = true; 869 struct pwl_params *blend_lut = NULL; 870 871 if (plane_state->blend_tf) { 872 if (plane_state->blend_tf->type == TF_TYPE_HWPWL) 873 blend_lut = &plane_state->blend_tf->pwl; 874 else if (plane_state->blend_tf->type == TF_TYPE_DISTRIBUTED_POINTS) { 875 cm_helper_translate_curve_to_hw_format( 876 plane_state->blend_tf, 877 &dpp_base->regamma_params, false); 878 blend_lut = &dpp_base->regamma_params; 879 } 880 } 881 result = dpp_base->funcs->dpp_program_blnd_lut(dpp_base, blend_lut); 882 883 return result; 884 } 885 886 bool dcn20_set_shaper_3dlut( 887 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) 888 { 889 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; 890 bool result = true; 891 struct pwl_params *shaper_lut = NULL; 892 893 if (plane_state->in_shaper_func) { 894 if (plane_state->in_shaper_func->type == TF_TYPE_HWPWL) 895 shaper_lut = &plane_state->in_shaper_func->pwl; 896 else if (plane_state->in_shaper_func->type == TF_TYPE_DISTRIBUTED_POINTS) { 897 cm_helper_translate_curve_to_hw_format( 898 plane_state->in_shaper_func, 899 &dpp_base->shaper_params, true); 900 shaper_lut = &dpp_base->shaper_params; 901 } 902 } 903 904 result = dpp_base->funcs->dpp_program_shaper_lut(dpp_base, shaper_lut); 905 if (plane_state->lut3d_func && 906 plane_state->lut3d_func->state.bits.initialized == 1) 907 result = dpp_base->funcs->dpp_program_3dlut(dpp_base, 908 &plane_state->lut3d_func->lut_3d); 909 else 910 result = dpp_base->funcs->dpp_program_3dlut(dpp_base, NULL); 911 912 return result; 913 } 914 915 bool dcn20_set_input_transfer_func(struct dc *dc, 916 struct pipe_ctx *pipe_ctx, 917 const struct dc_plane_state *plane_state) 918 { 919 struct dce_hwseq *hws = dc->hwseq; 920 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; 921 const struct dc_transfer_func *tf = NULL; 922 bool result = true; 923 bool use_degamma_ram = false; 924 925 if (dpp_base == NULL || plane_state == NULL) 926 return false; 927 928 hws->funcs.set_shaper_3dlut(pipe_ctx, plane_state); 929 hws->funcs.set_blend_lut(pipe_ctx, plane_state); 930 931 if (plane_state->in_transfer_func) 932 tf = plane_state->in_transfer_func; 933 934 935 if (tf == NULL) { 936 dpp_base->funcs->dpp_set_degamma(dpp_base, 937 IPP_DEGAMMA_MODE_BYPASS); 938 return true; 939 } 940 941 if (tf->type == TF_TYPE_HWPWL || tf->type == TF_TYPE_DISTRIBUTED_POINTS) 942 use_degamma_ram = true; 943 944 if (use_degamma_ram == true) { 945 if (tf->type == TF_TYPE_HWPWL) 946 dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, 947 &tf->pwl); 948 else if (tf->type == TF_TYPE_DISTRIBUTED_POINTS) { 949 cm_helper_translate_curve_to_degamma_hw_format(tf, 950 &dpp_base->degamma_params); 951 dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, 952 &dpp_base->degamma_params); 953 } 954 return true; 955 } 956 /* handle here the optimized cases when de-gamma ROM could be used. 957 * 958 */ 959 if (tf->type == TF_TYPE_PREDEFINED) { 960 switch (tf->tf) { 961 case TRANSFER_FUNCTION_SRGB: 962 dpp_base->funcs->dpp_set_degamma(dpp_base, 963 IPP_DEGAMMA_MODE_HW_sRGB); 964 break; 965 case TRANSFER_FUNCTION_BT709: 966 dpp_base->funcs->dpp_set_degamma(dpp_base, 967 IPP_DEGAMMA_MODE_HW_xvYCC); 968 break; 969 case TRANSFER_FUNCTION_LINEAR: 970 dpp_base->funcs->dpp_set_degamma(dpp_base, 971 IPP_DEGAMMA_MODE_BYPASS); 972 break; 973 case TRANSFER_FUNCTION_PQ: 974 dpp_base->funcs->dpp_set_degamma(dpp_base, IPP_DEGAMMA_MODE_USER_PWL); 975 cm_helper_translate_curve_to_degamma_hw_format(tf, &dpp_base->degamma_params); 976 dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, &dpp_base->degamma_params); 977 result = true; 978 break; 979 default: 980 result = false; 981 break; 982 } 983 } else if (tf->type == TF_TYPE_BYPASS) 984 dpp_base->funcs->dpp_set_degamma(dpp_base, 985 IPP_DEGAMMA_MODE_BYPASS); 986 else { 987 /* 988 * if we are here, we did not handle correctly. 989 * fix is required for this use case 990 */ 991 BREAK_TO_DEBUGGER(); 992 dpp_base->funcs->dpp_set_degamma(dpp_base, 993 IPP_DEGAMMA_MODE_BYPASS); 994 } 995 996 return result; 997 } 998 999 void dcn20_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx) 1000 { 1001 struct pipe_ctx *odm_pipe; 1002 int opp_cnt = 1; 1003 int opp_inst[MAX_PIPES] = { pipe_ctx->stream_res.opp->inst }; 1004 1005 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { 1006 opp_inst[opp_cnt] = odm_pipe->stream_res.opp->inst; 1007 opp_cnt++; 1008 } 1009 1010 if (opp_cnt > 1) 1011 pipe_ctx->stream_res.tg->funcs->set_odm_combine( 1012 pipe_ctx->stream_res.tg, 1013 opp_inst, opp_cnt, 1014 &pipe_ctx->stream->timing); 1015 else 1016 pipe_ctx->stream_res.tg->funcs->set_odm_bypass( 1017 pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing); 1018 } 1019 1020 void dcn20_blank_pixel_data( 1021 struct dc *dc, 1022 struct pipe_ctx *pipe_ctx, 1023 bool blank) 1024 { 1025 struct tg_color black_color = {0}; 1026 struct stream_resource *stream_res = &pipe_ctx->stream_res; 1027 struct dc_stream_state *stream = pipe_ctx->stream; 1028 enum dc_color_space color_space = stream->output_color_space; 1029 enum controller_dp_test_pattern test_pattern = CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR; 1030 enum controller_dp_color_space test_pattern_color_space = CONTROLLER_DP_COLOR_SPACE_UDEFINED; 1031 struct pipe_ctx *odm_pipe; 1032 int odm_cnt = 1; 1033 1034 int width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_border_right; 1035 int height = stream->timing.v_addressable + stream->timing.v_border_bottom + stream->timing.v_border_top; 1036 1037 if (stream->link->test_pattern_enabled) 1038 return; 1039 1040 /* get opp dpg blank color */ 1041 color_space_to_black_color(dc, color_space, &black_color); 1042 1043 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) 1044 odm_cnt++; 1045 1046 width = width / odm_cnt; 1047 1048 if (blank) { 1049 dc->hwss.set_abm_immediate_disable(pipe_ctx); 1050 1051 if (dc->debug.visual_confirm != VISUAL_CONFIRM_DISABLE) { 1052 test_pattern = CONTROLLER_DP_TEST_PATTERN_COLORSQUARES; 1053 test_pattern_color_space = CONTROLLER_DP_COLOR_SPACE_RGB; 1054 } 1055 } else { 1056 test_pattern = CONTROLLER_DP_TEST_PATTERN_VIDEOMODE; 1057 } 1058 1059 dc->hwss.set_disp_pattern_generator(dc, 1060 pipe_ctx, 1061 test_pattern, 1062 test_pattern_color_space, 1063 stream->timing.display_color_depth, 1064 &black_color, 1065 width, 1066 height, 1067 0); 1068 1069 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { 1070 dc->hwss.set_disp_pattern_generator(dc, 1071 odm_pipe, 1072 dc->debug.visual_confirm != VISUAL_CONFIRM_DISABLE && blank ? 1073 CONTROLLER_DP_TEST_PATTERN_COLORRAMP : test_pattern, 1074 test_pattern_color_space, 1075 stream->timing.display_color_depth, 1076 &black_color, 1077 width, 1078 height, 1079 0); 1080 } 1081 1082 if (!blank && dc->debug.enable_single_display_2to1_odm_policy) { 1083 /* when exiting dynamic ODM need to reinit DPG state for unused pipes */ 1084 struct pipe_ctx *old_odm_pipe = dc->current_state->res_ctx.pipe_ctx[pipe_ctx->pipe_idx].next_odm_pipe; 1085 1086 odm_pipe = pipe_ctx->next_odm_pipe; 1087 1088 while (old_odm_pipe) { 1089 if (!odm_pipe || old_odm_pipe->pipe_idx != odm_pipe->pipe_idx) 1090 dc->hwss.set_disp_pattern_generator(dc, 1091 old_odm_pipe, 1092 CONTROLLER_DP_TEST_PATTERN_VIDEOMODE, 1093 CONTROLLER_DP_COLOR_SPACE_UDEFINED, 1094 COLOR_DEPTH_888, 1095 NULL, 1096 0, 1097 0, 1098 0); 1099 old_odm_pipe = old_odm_pipe->next_odm_pipe; 1100 if (odm_pipe) 1101 odm_pipe = odm_pipe->next_odm_pipe; 1102 } 1103 } 1104 1105 if (!blank) 1106 if (stream_res->abm) { 1107 dc->hwss.set_pipe(pipe_ctx); 1108 stream_res->abm->funcs->set_abm_level(stream_res->abm, stream->abm_level); 1109 } 1110 } 1111 1112 1113 static void dcn20_power_on_plane( 1114 struct dce_hwseq *hws, 1115 struct pipe_ctx *pipe_ctx) 1116 { 1117 DC_LOGGER_INIT(hws->ctx->logger); 1118 if (REG(DC_IP_REQUEST_CNTL)) { 1119 REG_SET(DC_IP_REQUEST_CNTL, 0, 1120 IP_REQUEST_EN, 1); 1121 1122 if (hws->funcs.dpp_pg_control) 1123 hws->funcs.dpp_pg_control(hws, pipe_ctx->plane_res.dpp->inst, true); 1124 1125 if (hws->funcs.hubp_pg_control) 1126 hws->funcs.hubp_pg_control(hws, pipe_ctx->plane_res.hubp->inst, true); 1127 1128 REG_SET(DC_IP_REQUEST_CNTL, 0, 1129 IP_REQUEST_EN, 0); 1130 DC_LOG_DEBUG( 1131 "Un-gated front end for pipe %d\n", pipe_ctx->plane_res.hubp->inst); 1132 } 1133 } 1134 1135 static void dcn20_enable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx, 1136 struct dc_state *context) 1137 { 1138 //if (dc->debug.sanity_checks) { 1139 // dcn10_verify_allow_pstate_change_high(dc); 1140 //} 1141 dcn20_power_on_plane(dc->hwseq, pipe_ctx); 1142 1143 /* enable DCFCLK current DCHUB */ 1144 pipe_ctx->plane_res.hubp->funcs->hubp_clk_cntl(pipe_ctx->plane_res.hubp, true); 1145 1146 /* initialize HUBP on power up */ 1147 pipe_ctx->plane_res.hubp->funcs->hubp_init(pipe_ctx->plane_res.hubp); 1148 1149 /* make sure OPP_PIPE_CLOCK_EN = 1 */ 1150 pipe_ctx->stream_res.opp->funcs->opp_pipe_clock_control( 1151 pipe_ctx->stream_res.opp, 1152 true); 1153 1154 /* TODO: enable/disable in dm as per update type. 1155 if (plane_state) { 1156 DC_LOG_DC(dc->ctx->logger, 1157 "Pipe:%d 0x%x: addr hi:0x%x, " 1158 "addr low:0x%x, " 1159 "src: %d, %d, %d," 1160 " %d; dst: %d, %d, %d, %d;\n", 1161 pipe_ctx->pipe_idx, 1162 plane_state, 1163 plane_state->address.grph.addr.high_part, 1164 plane_state->address.grph.addr.low_part, 1165 plane_state->src_rect.x, 1166 plane_state->src_rect.y, 1167 plane_state->src_rect.width, 1168 plane_state->src_rect.height, 1169 plane_state->dst_rect.x, 1170 plane_state->dst_rect.y, 1171 plane_state->dst_rect.width, 1172 plane_state->dst_rect.height); 1173 1174 DC_LOG_DC(dc->ctx->logger, 1175 "Pipe %d: width, height, x, y format:%d\n" 1176 "viewport:%d, %d, %d, %d\n" 1177 "recout: %d, %d, %d, %d\n", 1178 pipe_ctx->pipe_idx, 1179 plane_state->format, 1180 pipe_ctx->plane_res.scl_data.viewport.width, 1181 pipe_ctx->plane_res.scl_data.viewport.height, 1182 pipe_ctx->plane_res.scl_data.viewport.x, 1183 pipe_ctx->plane_res.scl_data.viewport.y, 1184 pipe_ctx->plane_res.scl_data.recout.width, 1185 pipe_ctx->plane_res.scl_data.recout.height, 1186 pipe_ctx->plane_res.scl_data.recout.x, 1187 pipe_ctx->plane_res.scl_data.recout.y); 1188 print_rq_dlg_ttu(dc, pipe_ctx); 1189 } 1190 */ 1191 if (dc->vm_pa_config.valid) { 1192 struct vm_system_aperture_param apt; 1193 1194 apt.sys_default.quad_part = 0; 1195 1196 apt.sys_low.quad_part = dc->vm_pa_config.system_aperture.start_addr; 1197 apt.sys_high.quad_part = dc->vm_pa_config.system_aperture.end_addr; 1198 1199 // Program system aperture settings 1200 pipe_ctx->plane_res.hubp->funcs->hubp_set_vm_system_aperture_settings(pipe_ctx->plane_res.hubp, &apt); 1201 } 1202 1203 if (!pipe_ctx->top_pipe 1204 && pipe_ctx->plane_state 1205 && pipe_ctx->plane_state->flip_int_enabled 1206 && pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_int) 1207 pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_int(pipe_ctx->plane_res.hubp); 1208 1209 // if (dc->debug.sanity_checks) { 1210 // dcn10_verify_allow_pstate_change_high(dc); 1211 // } 1212 } 1213 1214 void dcn20_pipe_control_lock( 1215 struct dc *dc, 1216 struct pipe_ctx *pipe, 1217 bool lock) 1218 { 1219 struct pipe_ctx *temp_pipe; 1220 bool flip_immediate = false; 1221 1222 /* use TG master update lock to lock everything on the TG 1223 * therefore only top pipe need to lock 1224 */ 1225 if (!pipe || pipe->top_pipe) 1226 return; 1227 1228 if (pipe->plane_state != NULL) 1229 flip_immediate = pipe->plane_state->flip_immediate; 1230 1231 if (pipe->stream_res.gsl_group > 0) { 1232 temp_pipe = pipe->bottom_pipe; 1233 while (!flip_immediate && temp_pipe) { 1234 if (temp_pipe->plane_state != NULL) 1235 flip_immediate = temp_pipe->plane_state->flip_immediate; 1236 temp_pipe = temp_pipe->bottom_pipe; 1237 } 1238 } 1239 1240 if (flip_immediate && lock) { 1241 const int TIMEOUT_FOR_FLIP_PENDING = 100000; 1242 int i; 1243 1244 temp_pipe = pipe; 1245 while (temp_pipe) { 1246 if (temp_pipe->plane_state && temp_pipe->plane_state->flip_immediate) { 1247 for (i = 0; i < TIMEOUT_FOR_FLIP_PENDING; ++i) { 1248 if (!temp_pipe->plane_res.hubp->funcs->hubp_is_flip_pending(temp_pipe->plane_res.hubp)) 1249 break; 1250 udelay(1); 1251 } 1252 1253 /* no reason it should take this long for immediate flips */ 1254 ASSERT(i != TIMEOUT_FOR_FLIP_PENDING); 1255 } 1256 temp_pipe = temp_pipe->bottom_pipe; 1257 } 1258 } 1259 1260 /* In flip immediate and pipe splitting case, we need to use GSL 1261 * for synchronization. Only do setup on locking and on flip type change. 1262 */ 1263 if (lock && (pipe->bottom_pipe != NULL || !flip_immediate)) 1264 if ((flip_immediate && pipe->stream_res.gsl_group == 0) || 1265 (!flip_immediate && pipe->stream_res.gsl_group > 0)) 1266 dcn20_setup_gsl_group_as_lock(dc, pipe, flip_immediate); 1267 1268 if (pipe->plane_state != NULL) 1269 flip_immediate = pipe->plane_state->flip_immediate; 1270 1271 temp_pipe = pipe->bottom_pipe; 1272 while (flip_immediate && temp_pipe) { 1273 if (temp_pipe->plane_state != NULL) 1274 flip_immediate = temp_pipe->plane_state->flip_immediate; 1275 temp_pipe = temp_pipe->bottom_pipe; 1276 } 1277 1278 if (!lock && pipe->stream_res.gsl_group > 0 && pipe->plane_state && 1279 !flip_immediate) 1280 dcn20_setup_gsl_group_as_lock(dc, pipe, false); 1281 1282 if (pipe->stream && should_use_dmub_lock(pipe->stream->link)) { 1283 union dmub_hw_lock_flags hw_locks = { 0 }; 1284 struct dmub_hw_lock_inst_flags inst_flags = { 0 }; 1285 1286 hw_locks.bits.lock_pipe = 1; 1287 inst_flags.otg_inst = pipe->stream_res.tg->inst; 1288 1289 if (pipe->plane_state != NULL) 1290 hw_locks.bits.triple_buffer_lock = pipe->plane_state->triplebuffer_flips; 1291 1292 dmub_hw_lock_mgr_cmd(dc->ctx->dmub_srv, 1293 lock, 1294 &hw_locks, 1295 &inst_flags); 1296 } else if (pipe->plane_state != NULL && pipe->plane_state->triplebuffer_flips) { 1297 if (lock) 1298 pipe->stream_res.tg->funcs->triplebuffer_lock(pipe->stream_res.tg); 1299 else 1300 pipe->stream_res.tg->funcs->triplebuffer_unlock(pipe->stream_res.tg); 1301 } else { 1302 if (lock) 1303 pipe->stream_res.tg->funcs->lock(pipe->stream_res.tg); 1304 else 1305 pipe->stream_res.tg->funcs->unlock(pipe->stream_res.tg); 1306 } 1307 } 1308 1309 static void dcn20_detect_pipe_changes(struct pipe_ctx *old_pipe, struct pipe_ctx *new_pipe) 1310 { 1311 new_pipe->update_flags.raw = 0; 1312 1313 /* If non-phantom pipe is being transitioned to a phantom pipe, 1314 * set disable and return immediately. This is because the pipe 1315 * that was previously in use must be fully disabled before we 1316 * can "enable" it as a phantom pipe (since the OTG will certainly 1317 * be different). The post_unlock sequence will set the correct 1318 * update flags to enable the phantom pipe. 1319 */ 1320 if (old_pipe->plane_state && !old_pipe->plane_state->is_phantom && 1321 new_pipe->plane_state && new_pipe->plane_state->is_phantom) { 1322 new_pipe->update_flags.bits.disable = 1; 1323 return; 1324 } 1325 1326 /* Exit on unchanged, unused pipe */ 1327 if (!old_pipe->plane_state && !new_pipe->plane_state) 1328 return; 1329 /* Detect pipe enable/disable */ 1330 if (!old_pipe->plane_state && new_pipe->plane_state) { 1331 new_pipe->update_flags.bits.enable = 1; 1332 new_pipe->update_flags.bits.mpcc = 1; 1333 new_pipe->update_flags.bits.dppclk = 1; 1334 new_pipe->update_flags.bits.hubp_interdependent = 1; 1335 new_pipe->update_flags.bits.hubp_rq_dlg_ttu = 1; 1336 new_pipe->update_flags.bits.gamut_remap = 1; 1337 new_pipe->update_flags.bits.scaler = 1; 1338 new_pipe->update_flags.bits.viewport = 1; 1339 new_pipe->update_flags.bits.det_size = 1; 1340 if (!new_pipe->top_pipe && !new_pipe->prev_odm_pipe) { 1341 new_pipe->update_flags.bits.odm = 1; 1342 new_pipe->update_flags.bits.global_sync = 1; 1343 } 1344 return; 1345 } 1346 1347 /* For SubVP we need to unconditionally enable because any phantom pipes are 1348 * always removed then newly added for every full updates whenever SubVP is in use. 1349 * The remove-add sequence of the phantom pipe always results in the pipe 1350 * being blanked in enable_stream_timing (DPG). 1351 */ 1352 if (new_pipe->stream && new_pipe->stream->mall_stream_config.type == SUBVP_PHANTOM) 1353 new_pipe->update_flags.bits.enable = 1; 1354 1355 /* Phantom pipes are effectively disabled, if the pipe was previously phantom 1356 * we have to enable 1357 */ 1358 if (old_pipe->plane_state && old_pipe->plane_state->is_phantom && 1359 new_pipe->plane_state && !new_pipe->plane_state->is_phantom) 1360 new_pipe->update_flags.bits.enable = 1; 1361 1362 if (old_pipe->plane_state && !new_pipe->plane_state) { 1363 new_pipe->update_flags.bits.disable = 1; 1364 return; 1365 } 1366 1367 /* Detect plane change */ 1368 if (old_pipe->plane_state != new_pipe->plane_state) { 1369 new_pipe->update_flags.bits.plane_changed = true; 1370 } 1371 1372 /* Detect top pipe only changes */ 1373 if (!new_pipe->top_pipe && !new_pipe->prev_odm_pipe) { 1374 /* Detect odm changes */ 1375 if ((old_pipe->next_odm_pipe && new_pipe->next_odm_pipe 1376 && old_pipe->next_odm_pipe->pipe_idx != new_pipe->next_odm_pipe->pipe_idx) 1377 || (!old_pipe->next_odm_pipe && new_pipe->next_odm_pipe) 1378 || (old_pipe->next_odm_pipe && !new_pipe->next_odm_pipe) 1379 || old_pipe->stream_res.opp != new_pipe->stream_res.opp) 1380 new_pipe->update_flags.bits.odm = 1; 1381 1382 /* Detect global sync changes */ 1383 if (old_pipe->pipe_dlg_param.vready_offset != new_pipe->pipe_dlg_param.vready_offset 1384 || old_pipe->pipe_dlg_param.vstartup_start != new_pipe->pipe_dlg_param.vstartup_start 1385 || old_pipe->pipe_dlg_param.vupdate_offset != new_pipe->pipe_dlg_param.vupdate_offset 1386 || old_pipe->pipe_dlg_param.vupdate_width != new_pipe->pipe_dlg_param.vupdate_width) 1387 new_pipe->update_flags.bits.global_sync = 1; 1388 } 1389 1390 if (old_pipe->det_buffer_size_kb != new_pipe->det_buffer_size_kb) 1391 new_pipe->update_flags.bits.det_size = 1; 1392 1393 /* 1394 * Detect opp / tg change, only set on change, not on enable 1395 * Assume mpcc inst = pipe index, if not this code needs to be updated 1396 * since mpcc is what is affected by these. In fact all of our sequence 1397 * makes this assumption at the moment with how hubp reset is matched to 1398 * same index mpcc reset. 1399 */ 1400 if (old_pipe->stream_res.opp != new_pipe->stream_res.opp) 1401 new_pipe->update_flags.bits.opp_changed = 1; 1402 if (old_pipe->stream_res.tg != new_pipe->stream_res.tg) 1403 new_pipe->update_flags.bits.tg_changed = 1; 1404 1405 /* 1406 * Detect mpcc blending changes, only dpp inst and opp matter here, 1407 * mpccs getting removed/inserted update connected ones during their own 1408 * programming 1409 */ 1410 if (old_pipe->plane_res.dpp != new_pipe->plane_res.dpp 1411 || old_pipe->stream_res.opp != new_pipe->stream_res.opp) 1412 new_pipe->update_flags.bits.mpcc = 1; 1413 1414 /* Detect dppclk change */ 1415 if (old_pipe->plane_res.bw.dppclk_khz != new_pipe->plane_res.bw.dppclk_khz) 1416 new_pipe->update_flags.bits.dppclk = 1; 1417 1418 /* Check for scl update */ 1419 if (memcmp(&old_pipe->plane_res.scl_data, &new_pipe->plane_res.scl_data, sizeof(struct scaler_data))) 1420 new_pipe->update_flags.bits.scaler = 1; 1421 /* Check for vp update */ 1422 if (memcmp(&old_pipe->plane_res.scl_data.viewport, &new_pipe->plane_res.scl_data.viewport, sizeof(struct rect)) 1423 || memcmp(&old_pipe->plane_res.scl_data.viewport_c, 1424 &new_pipe->plane_res.scl_data.viewport_c, sizeof(struct rect))) 1425 new_pipe->update_flags.bits.viewport = 1; 1426 1427 /* Detect dlg/ttu/rq updates */ 1428 { 1429 struct _vcs_dpi_display_dlg_regs_st old_dlg_attr = old_pipe->dlg_regs; 1430 struct _vcs_dpi_display_ttu_regs_st old_ttu_attr = old_pipe->ttu_regs; 1431 struct _vcs_dpi_display_dlg_regs_st *new_dlg_attr = &new_pipe->dlg_regs; 1432 struct _vcs_dpi_display_ttu_regs_st *new_ttu_attr = &new_pipe->ttu_regs; 1433 1434 /* Detect pipe interdependent updates */ 1435 if (old_dlg_attr.dst_y_prefetch != new_dlg_attr->dst_y_prefetch || 1436 old_dlg_attr.vratio_prefetch != new_dlg_attr->vratio_prefetch || 1437 old_dlg_attr.vratio_prefetch_c != new_dlg_attr->vratio_prefetch_c || 1438 old_dlg_attr.dst_y_per_vm_vblank != new_dlg_attr->dst_y_per_vm_vblank || 1439 old_dlg_attr.dst_y_per_row_vblank != new_dlg_attr->dst_y_per_row_vblank || 1440 old_dlg_attr.dst_y_per_vm_flip != new_dlg_attr->dst_y_per_vm_flip || 1441 old_dlg_attr.dst_y_per_row_flip != new_dlg_attr->dst_y_per_row_flip || 1442 old_dlg_attr.refcyc_per_meta_chunk_vblank_l != new_dlg_attr->refcyc_per_meta_chunk_vblank_l || 1443 old_dlg_attr.refcyc_per_meta_chunk_vblank_c != new_dlg_attr->refcyc_per_meta_chunk_vblank_c || 1444 old_dlg_attr.refcyc_per_meta_chunk_flip_l != new_dlg_attr->refcyc_per_meta_chunk_flip_l || 1445 old_dlg_attr.refcyc_per_line_delivery_pre_l != new_dlg_attr->refcyc_per_line_delivery_pre_l || 1446 old_dlg_attr.refcyc_per_line_delivery_pre_c != new_dlg_attr->refcyc_per_line_delivery_pre_c || 1447 old_ttu_attr.refcyc_per_req_delivery_pre_l != new_ttu_attr->refcyc_per_req_delivery_pre_l || 1448 old_ttu_attr.refcyc_per_req_delivery_pre_c != new_ttu_attr->refcyc_per_req_delivery_pre_c || 1449 old_ttu_attr.refcyc_per_req_delivery_pre_cur0 != new_ttu_attr->refcyc_per_req_delivery_pre_cur0 || 1450 old_ttu_attr.refcyc_per_req_delivery_pre_cur1 != new_ttu_attr->refcyc_per_req_delivery_pre_cur1 || 1451 old_ttu_attr.min_ttu_vblank != new_ttu_attr->min_ttu_vblank || 1452 old_ttu_attr.qos_level_flip != new_ttu_attr->qos_level_flip) { 1453 old_dlg_attr.dst_y_prefetch = new_dlg_attr->dst_y_prefetch; 1454 old_dlg_attr.vratio_prefetch = new_dlg_attr->vratio_prefetch; 1455 old_dlg_attr.vratio_prefetch_c = new_dlg_attr->vratio_prefetch_c; 1456 old_dlg_attr.dst_y_per_vm_vblank = new_dlg_attr->dst_y_per_vm_vblank; 1457 old_dlg_attr.dst_y_per_row_vblank = new_dlg_attr->dst_y_per_row_vblank; 1458 old_dlg_attr.dst_y_per_vm_flip = new_dlg_attr->dst_y_per_vm_flip; 1459 old_dlg_attr.dst_y_per_row_flip = new_dlg_attr->dst_y_per_row_flip; 1460 old_dlg_attr.refcyc_per_meta_chunk_vblank_l = new_dlg_attr->refcyc_per_meta_chunk_vblank_l; 1461 old_dlg_attr.refcyc_per_meta_chunk_vblank_c = new_dlg_attr->refcyc_per_meta_chunk_vblank_c; 1462 old_dlg_attr.refcyc_per_meta_chunk_flip_l = new_dlg_attr->refcyc_per_meta_chunk_flip_l; 1463 old_dlg_attr.refcyc_per_line_delivery_pre_l = new_dlg_attr->refcyc_per_line_delivery_pre_l; 1464 old_dlg_attr.refcyc_per_line_delivery_pre_c = new_dlg_attr->refcyc_per_line_delivery_pre_c; 1465 old_ttu_attr.refcyc_per_req_delivery_pre_l = new_ttu_attr->refcyc_per_req_delivery_pre_l; 1466 old_ttu_attr.refcyc_per_req_delivery_pre_c = new_ttu_attr->refcyc_per_req_delivery_pre_c; 1467 old_ttu_attr.refcyc_per_req_delivery_pre_cur0 = new_ttu_attr->refcyc_per_req_delivery_pre_cur0; 1468 old_ttu_attr.refcyc_per_req_delivery_pre_cur1 = new_ttu_attr->refcyc_per_req_delivery_pre_cur1; 1469 old_ttu_attr.min_ttu_vblank = new_ttu_attr->min_ttu_vblank; 1470 old_ttu_attr.qos_level_flip = new_ttu_attr->qos_level_flip; 1471 new_pipe->update_flags.bits.hubp_interdependent = 1; 1472 } 1473 /* Detect any other updates to ttu/rq/dlg */ 1474 if (memcmp(&old_dlg_attr, &new_pipe->dlg_regs, sizeof(old_dlg_attr)) || 1475 memcmp(&old_ttu_attr, &new_pipe->ttu_regs, sizeof(old_ttu_attr)) || 1476 memcmp(&old_pipe->rq_regs, &new_pipe->rq_regs, sizeof(old_pipe->rq_regs))) 1477 new_pipe->update_flags.bits.hubp_rq_dlg_ttu = 1; 1478 } 1479 } 1480 1481 static void dcn20_update_dchubp_dpp( 1482 struct dc *dc, 1483 struct pipe_ctx *pipe_ctx, 1484 struct dc_state *context) 1485 { 1486 struct dce_hwseq *hws = dc->hwseq; 1487 struct hubp *hubp = pipe_ctx->plane_res.hubp; 1488 struct dpp *dpp = pipe_ctx->plane_res.dpp; 1489 struct dc_plane_state *plane_state = pipe_ctx->plane_state; 1490 struct dccg *dccg = dc->res_pool->dccg; 1491 bool viewport_changed = false; 1492 1493 if (pipe_ctx->update_flags.bits.dppclk) 1494 dpp->funcs->dpp_dppclk_control(dpp, false, true); 1495 1496 if (pipe_ctx->update_flags.bits.enable) 1497 dccg->funcs->update_dpp_dto(dccg, dpp->inst, pipe_ctx->plane_res.bw.dppclk_khz); 1498 1499 /* TODO: Need input parameter to tell current DCHUB pipe tie to which OTG 1500 * VTG is within DCHUBBUB which is commond block share by each pipe HUBP. 1501 * VTG is 1:1 mapping with OTG. Each pipe HUBP will select which VTG 1502 */ 1503 if (pipe_ctx->update_flags.bits.hubp_rq_dlg_ttu) { 1504 hubp->funcs->hubp_vtg_sel(hubp, pipe_ctx->stream_res.tg->inst); 1505 1506 hubp->funcs->hubp_setup( 1507 hubp, 1508 &pipe_ctx->dlg_regs, 1509 &pipe_ctx->ttu_regs, 1510 &pipe_ctx->rq_regs, 1511 &pipe_ctx->pipe_dlg_param); 1512 1513 if (hubp->funcs->set_unbounded_requesting) 1514 hubp->funcs->set_unbounded_requesting(hubp, pipe_ctx->unbounded_req); 1515 } 1516 if (pipe_ctx->update_flags.bits.hubp_interdependent) 1517 hubp->funcs->hubp_setup_interdependent( 1518 hubp, 1519 &pipe_ctx->dlg_regs, 1520 &pipe_ctx->ttu_regs); 1521 1522 if (pipe_ctx->update_flags.bits.enable || 1523 pipe_ctx->update_flags.bits.plane_changed || 1524 plane_state->update_flags.bits.bpp_change || 1525 plane_state->update_flags.bits.input_csc_change || 1526 plane_state->update_flags.bits.color_space_change || 1527 plane_state->update_flags.bits.coeff_reduction_change) { 1528 struct dc_bias_and_scale bns_params = {0}; 1529 1530 // program the input csc 1531 dpp->funcs->dpp_setup(dpp, 1532 plane_state->format, 1533 EXPANSION_MODE_ZERO, 1534 plane_state->input_csc_color_matrix, 1535 plane_state->color_space, 1536 NULL); 1537 1538 if (dpp->funcs->dpp_program_bias_and_scale) { 1539 //TODO :for CNVC set scale and bias registers if necessary 1540 build_prescale_params(&bns_params, plane_state); 1541 dpp->funcs->dpp_program_bias_and_scale(dpp, &bns_params); 1542 } 1543 } 1544 1545 if (pipe_ctx->update_flags.bits.mpcc 1546 || pipe_ctx->update_flags.bits.plane_changed 1547 || plane_state->update_flags.bits.global_alpha_change 1548 || plane_state->update_flags.bits.per_pixel_alpha_change) { 1549 // MPCC inst is equal to pipe index in practice 1550 int mpcc_inst = hubp->inst; 1551 int opp_inst; 1552 int opp_count = dc->res_pool->pipe_count; 1553 1554 for (opp_inst = 0; opp_inst < opp_count; opp_inst++) { 1555 if (dc->res_pool->opps[opp_inst]->mpcc_disconnect_pending[mpcc_inst]) { 1556 dc->res_pool->mpc->funcs->wait_for_idle(dc->res_pool->mpc, mpcc_inst); 1557 dc->res_pool->opps[opp_inst]->mpcc_disconnect_pending[mpcc_inst] = false; 1558 break; 1559 } 1560 } 1561 hws->funcs.update_mpcc(dc, pipe_ctx); 1562 } 1563 1564 if (pipe_ctx->update_flags.bits.scaler || 1565 plane_state->update_flags.bits.scaling_change || 1566 plane_state->update_flags.bits.position_change || 1567 plane_state->update_flags.bits.per_pixel_alpha_change || 1568 pipe_ctx->stream->update_flags.bits.scaling) { 1569 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->plane_state->per_pixel_alpha; 1570 ASSERT(pipe_ctx->plane_res.scl_data.lb_params.depth == LB_PIXEL_DEPTH_36BPP); 1571 /* scaler configuration */ 1572 pipe_ctx->plane_res.dpp->funcs->dpp_set_scaler( 1573 pipe_ctx->plane_res.dpp, &pipe_ctx->plane_res.scl_data); 1574 } 1575 1576 if (pipe_ctx->update_flags.bits.viewport || 1577 (context == dc->current_state && plane_state->update_flags.bits.position_change) || 1578 (context == dc->current_state && plane_state->update_flags.bits.scaling_change) || 1579 (context == dc->current_state && pipe_ctx->stream->update_flags.bits.scaling)) { 1580 1581 hubp->funcs->mem_program_viewport( 1582 hubp, 1583 &pipe_ctx->plane_res.scl_data.viewport, 1584 &pipe_ctx->plane_res.scl_data.viewport_c); 1585 viewport_changed = true; 1586 } 1587 1588 /* Any updates are handled in dc interface, just need to apply existing for plane enable */ 1589 if ((pipe_ctx->update_flags.bits.enable || pipe_ctx->update_flags.bits.opp_changed || 1590 pipe_ctx->update_flags.bits.scaler || viewport_changed == true) && 1591 pipe_ctx->stream->cursor_attributes.address.quad_part != 0) { 1592 dc->hwss.set_cursor_position(pipe_ctx); 1593 dc->hwss.set_cursor_attribute(pipe_ctx); 1594 1595 if (dc->hwss.set_cursor_sdr_white_level) 1596 dc->hwss.set_cursor_sdr_white_level(pipe_ctx); 1597 } 1598 1599 /* Any updates are handled in dc interface, just need 1600 * to apply existing for plane enable / opp change */ 1601 if (pipe_ctx->update_flags.bits.enable || pipe_ctx->update_flags.bits.opp_changed 1602 || pipe_ctx->update_flags.bits.plane_changed 1603 || pipe_ctx->stream->update_flags.bits.gamut_remap 1604 || pipe_ctx->stream->update_flags.bits.out_csc) { 1605 /* dpp/cm gamut remap*/ 1606 dc->hwss.program_gamut_remap(pipe_ctx); 1607 1608 /*call the dcn2 method which uses mpc csc*/ 1609 dc->hwss.program_output_csc(dc, 1610 pipe_ctx, 1611 pipe_ctx->stream->output_color_space, 1612 pipe_ctx->stream->csc_color_matrix.matrix, 1613 hubp->opp_id); 1614 } 1615 1616 if (pipe_ctx->update_flags.bits.enable || 1617 pipe_ctx->update_flags.bits.plane_changed || 1618 pipe_ctx->update_flags.bits.opp_changed || 1619 plane_state->update_flags.bits.pixel_format_change || 1620 plane_state->update_flags.bits.horizontal_mirror_change || 1621 plane_state->update_flags.bits.rotation_change || 1622 plane_state->update_flags.bits.swizzle_change || 1623 plane_state->update_flags.bits.dcc_change || 1624 plane_state->update_flags.bits.bpp_change || 1625 plane_state->update_flags.bits.scaling_change || 1626 plane_state->update_flags.bits.plane_size_change) { 1627 struct plane_size size = plane_state->plane_size; 1628 1629 size.surface_size = pipe_ctx->plane_res.scl_data.viewport; 1630 hubp->funcs->hubp_program_surface_config( 1631 hubp, 1632 plane_state->format, 1633 &plane_state->tiling_info, 1634 &size, 1635 plane_state->rotation, 1636 &plane_state->dcc, 1637 plane_state->horizontal_mirror, 1638 0); 1639 hubp->power_gated = false; 1640 } 1641 1642 if (pipe_ctx->update_flags.bits.enable || 1643 pipe_ctx->update_flags.bits.plane_changed || 1644 plane_state->update_flags.bits.addr_update) 1645 hws->funcs.update_plane_addr(dc, pipe_ctx); 1646 1647 if (pipe_ctx->update_flags.bits.enable) 1648 hubp->funcs->set_blank(hubp, false); 1649 /* If the stream paired with this plane is phantom, the plane is also phantom */ 1650 if (pipe_ctx->stream && pipe_ctx->stream->mall_stream_config.type == SUBVP_PHANTOM 1651 && hubp->funcs->phantom_hubp_post_enable) 1652 hubp->funcs->phantom_hubp_post_enable(hubp); 1653 } 1654 1655 static int calculate_vready_offset_for_group(struct pipe_ctx *pipe) 1656 { 1657 struct pipe_ctx *other_pipe; 1658 int vready_offset = pipe->pipe_dlg_param.vready_offset; 1659 1660 /* Always use the largest vready_offset of all connected pipes */ 1661 for (other_pipe = pipe->bottom_pipe; other_pipe != NULL; other_pipe = other_pipe->bottom_pipe) { 1662 if (other_pipe->pipe_dlg_param.vready_offset > vready_offset) 1663 vready_offset = other_pipe->pipe_dlg_param.vready_offset; 1664 } 1665 for (other_pipe = pipe->top_pipe; other_pipe != NULL; other_pipe = other_pipe->top_pipe) { 1666 if (other_pipe->pipe_dlg_param.vready_offset > vready_offset) 1667 vready_offset = other_pipe->pipe_dlg_param.vready_offset; 1668 } 1669 for (other_pipe = pipe->next_odm_pipe; other_pipe != NULL; other_pipe = other_pipe->next_odm_pipe) { 1670 if (other_pipe->pipe_dlg_param.vready_offset > vready_offset) 1671 vready_offset = other_pipe->pipe_dlg_param.vready_offset; 1672 } 1673 for (other_pipe = pipe->prev_odm_pipe; other_pipe != NULL; other_pipe = other_pipe->prev_odm_pipe) { 1674 if (other_pipe->pipe_dlg_param.vready_offset > vready_offset) 1675 vready_offset = other_pipe->pipe_dlg_param.vready_offset; 1676 } 1677 1678 return vready_offset; 1679 } 1680 1681 static void dcn20_program_pipe( 1682 struct dc *dc, 1683 struct pipe_ctx *pipe_ctx, 1684 struct dc_state *context) 1685 { 1686 struct dce_hwseq *hws = dc->hwseq; 1687 /* Only need to unblank on top pipe */ 1688 1689 if ((pipe_ctx->update_flags.bits.enable || pipe_ctx->stream->update_flags.bits.abm_level) 1690 && !pipe_ctx->top_pipe && !pipe_ctx->prev_odm_pipe) 1691 hws->funcs.blank_pixel_data(dc, pipe_ctx, !pipe_ctx->plane_state->visible); 1692 1693 /* Only update TG on top pipe */ 1694 if (pipe_ctx->update_flags.bits.global_sync && !pipe_ctx->top_pipe 1695 && !pipe_ctx->prev_odm_pipe) { 1696 pipe_ctx->stream_res.tg->funcs->program_global_sync( 1697 pipe_ctx->stream_res.tg, 1698 calculate_vready_offset_for_group(pipe_ctx), 1699 pipe_ctx->pipe_dlg_param.vstartup_start, 1700 pipe_ctx->pipe_dlg_param.vupdate_offset, 1701 pipe_ctx->pipe_dlg_param.vupdate_width); 1702 1703 if (pipe_ctx->stream->mall_stream_config.type != SUBVP_PHANTOM) { 1704 pipe_ctx->stream_res.tg->funcs->wait_for_state(pipe_ctx->stream_res.tg, CRTC_STATE_VBLANK); 1705 pipe_ctx->stream_res.tg->funcs->wait_for_state(pipe_ctx->stream_res.tg, CRTC_STATE_VACTIVE); 1706 } 1707 1708 pipe_ctx->stream_res.tg->funcs->set_vtg_params( 1709 pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing, true); 1710 1711 if (hws->funcs.setup_vupdate_interrupt) 1712 hws->funcs.setup_vupdate_interrupt(dc, pipe_ctx); 1713 } 1714 1715 if (pipe_ctx->update_flags.bits.odm) 1716 hws->funcs.update_odm(dc, context, pipe_ctx); 1717 1718 if (pipe_ctx->update_flags.bits.enable) { 1719 dcn20_enable_plane(dc, pipe_ctx, context); 1720 if (dc->res_pool->hubbub->funcs->force_wm_propagate_to_pipes) 1721 dc->res_pool->hubbub->funcs->force_wm_propagate_to_pipes(dc->res_pool->hubbub); 1722 } 1723 1724 if (dc->res_pool->hubbub->funcs->program_det_size && pipe_ctx->update_flags.bits.det_size) 1725 dc->res_pool->hubbub->funcs->program_det_size( 1726 dc->res_pool->hubbub, pipe_ctx->plane_res.hubp->inst, pipe_ctx->det_buffer_size_kb); 1727 1728 if (pipe_ctx->update_flags.raw || pipe_ctx->plane_state->update_flags.raw || pipe_ctx->stream->update_flags.raw) 1729 dcn20_update_dchubp_dpp(dc, pipe_ctx, context); 1730 1731 if (pipe_ctx->update_flags.bits.enable 1732 || pipe_ctx->plane_state->update_flags.bits.hdr_mult) 1733 hws->funcs.set_hdr_multiplier(pipe_ctx); 1734 1735 if (pipe_ctx->update_flags.bits.enable || 1736 pipe_ctx->plane_state->update_flags.bits.in_transfer_func_change || 1737 pipe_ctx->plane_state->update_flags.bits.gamma_change) 1738 hws->funcs.set_input_transfer_func(dc, pipe_ctx, pipe_ctx->plane_state); 1739 1740 /* dcn10_translate_regamma_to_hw_format takes 750us to finish 1741 * only do gamma programming for powering on, internal memcmp to avoid 1742 * updating on slave planes 1743 */ 1744 if (pipe_ctx->update_flags.bits.enable || 1745 pipe_ctx->update_flags.bits.plane_changed || 1746 pipe_ctx->stream->update_flags.bits.out_tf || 1747 pipe_ctx->plane_state->update_flags.bits.output_tf_change) 1748 hws->funcs.set_output_transfer_func(dc, pipe_ctx, pipe_ctx->stream); 1749 1750 /* If the pipe has been enabled or has a different opp, we 1751 * should reprogram the fmt. This deals with cases where 1752 * interation between mpc and odm combine on different streams 1753 * causes a different pipe to be chosen to odm combine with. 1754 */ 1755 if (pipe_ctx->update_flags.bits.enable 1756 || pipe_ctx->update_flags.bits.opp_changed) { 1757 1758 pipe_ctx->stream_res.opp->funcs->opp_set_dyn_expansion( 1759 pipe_ctx->stream_res.opp, 1760 COLOR_SPACE_YCBCR601, 1761 pipe_ctx->stream->timing.display_color_depth, 1762 pipe_ctx->stream->signal); 1763 1764 pipe_ctx->stream_res.opp->funcs->opp_program_fmt( 1765 pipe_ctx->stream_res.opp, 1766 &pipe_ctx->stream->bit_depth_params, 1767 &pipe_ctx->stream->clamping); 1768 } 1769 } 1770 1771 void dcn20_program_front_end_for_ctx( 1772 struct dc *dc, 1773 struct dc_state *context) 1774 { 1775 int i; 1776 struct dce_hwseq *hws = dc->hwseq; 1777 DC_LOGGER_INIT(dc->ctx->logger); 1778 1779 /* Carry over GSL groups in case the context is changing. */ 1780 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1781 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 1782 struct pipe_ctx *old_pipe_ctx = &dc->current_state->res_ctx.pipe_ctx[i]; 1783 1784 if (pipe_ctx->stream == old_pipe_ctx->stream) 1785 pipe_ctx->stream_res.gsl_group = old_pipe_ctx->stream_res.gsl_group; 1786 } 1787 1788 if (dc->hwss.program_triplebuffer != NULL && dc->debug.enable_tri_buf) { 1789 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1790 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 1791 1792 if (!pipe_ctx->top_pipe && !pipe_ctx->prev_odm_pipe && pipe_ctx->plane_state) { 1793 ASSERT(!pipe_ctx->plane_state->triplebuffer_flips); 1794 /*turn off triple buffer for full update*/ 1795 dc->hwss.program_triplebuffer( 1796 dc, pipe_ctx, pipe_ctx->plane_state->triplebuffer_flips); 1797 } 1798 } 1799 } 1800 1801 /* Set pipe update flags and lock pipes */ 1802 for (i = 0; i < dc->res_pool->pipe_count; i++) 1803 dcn20_detect_pipe_changes(&dc->current_state->res_ctx.pipe_ctx[i], 1804 &context->res_ctx.pipe_ctx[i]); 1805 1806 /* OTG blank before disabling all front ends */ 1807 for (i = 0; i < dc->res_pool->pipe_count; i++) 1808 if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable 1809 && !context->res_ctx.pipe_ctx[i].top_pipe 1810 && !context->res_ctx.pipe_ctx[i].prev_odm_pipe 1811 && context->res_ctx.pipe_ctx[i].stream) 1812 hws->funcs.blank_pixel_data(dc, &context->res_ctx.pipe_ctx[i], true); 1813 1814 1815 /* Disconnect mpcc */ 1816 for (i = 0; i < dc->res_pool->pipe_count; i++) 1817 if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable 1818 || context->res_ctx.pipe_ctx[i].update_flags.bits.opp_changed) { 1819 struct hubbub *hubbub = dc->res_pool->hubbub; 1820 1821 /* Phantom pipe DET should be 0, but if a pipe in use is being transitioned to phantom 1822 * then we want to do the programming here (effectively it's being disabled). If we do 1823 * the programming later the DET won't be updated until the OTG for the phantom pipe is 1824 * turned on (i.e. in an MCLK switch) which can come in too late and cause issues with 1825 * DET allocation. 1826 */ 1827 if (hubbub->funcs->program_det_size && (context->res_ctx.pipe_ctx[i].update_flags.bits.disable || 1828 (context->res_ctx.pipe_ctx[i].plane_state && context->res_ctx.pipe_ctx[i].plane_state->is_phantom))) 1829 hubbub->funcs->program_det_size(hubbub, dc->current_state->res_ctx.pipe_ctx[i].plane_res.hubp->inst, 0); 1830 hws->funcs.plane_atomic_disconnect(dc, &dc->current_state->res_ctx.pipe_ctx[i]); 1831 DC_LOG_DC("Reset mpcc for pipe %d\n", dc->current_state->res_ctx.pipe_ctx[i].pipe_idx); 1832 } 1833 1834 /* 1835 * Program all updated pipes, order matters for mpcc setup. Start with 1836 * top pipe and program all pipes that follow in order 1837 */ 1838 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1839 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; 1840 1841 if (pipe->plane_state && !pipe->top_pipe) { 1842 while (pipe) { 1843 if (hws->funcs.program_pipe) 1844 hws->funcs.program_pipe(dc, pipe, context); 1845 else { 1846 /* Don't program phantom pipes in the regular front end programming sequence. 1847 * There is an MPO transition case where a pipe being used by a video plane is 1848 * transitioned directly to be a phantom pipe when closing the MPO video. However 1849 * the phantom pipe will program a new HUBP_VTG_SEL (update takes place right away), 1850 * but the MPO still exists until the double buffered update of the main pipe so we 1851 * will get a frame of underflow if the phantom pipe is programmed here. 1852 */ 1853 if (pipe->stream && pipe->stream->mall_stream_config.type != SUBVP_PHANTOM) 1854 dcn20_program_pipe(dc, pipe, context); 1855 } 1856 1857 pipe = pipe->bottom_pipe; 1858 } 1859 } 1860 /* Program secondary blending tree and writeback pipes */ 1861 pipe = &context->res_ctx.pipe_ctx[i]; 1862 if (!pipe->top_pipe && !pipe->prev_odm_pipe 1863 && pipe->stream && pipe->stream->num_wb_info > 0 1864 && (pipe->update_flags.raw || (pipe->plane_state && pipe->plane_state->update_flags.raw) 1865 || pipe->stream->update_flags.raw) 1866 && hws->funcs.program_all_writeback_pipes_in_tree) 1867 hws->funcs.program_all_writeback_pipes_in_tree(dc, pipe->stream, context); 1868 1869 /* Avoid underflow by check of pipe line read when adding 2nd plane. */ 1870 if (hws->wa.wait_hubpret_read_start_during_mpo_transition && 1871 !pipe->top_pipe && 1872 pipe->stream && 1873 pipe->plane_res.hubp->funcs->hubp_wait_pipe_read_start && 1874 dc->current_state->stream_status[0].plane_count == 1 && 1875 context->stream_status[0].plane_count > 1) { 1876 pipe->plane_res.hubp->funcs->hubp_wait_pipe_read_start(pipe->plane_res.hubp); 1877 } 1878 1879 /* when dynamic ODM is active, pipes must be reconfigured when all planes are 1880 * disabled, as some transitions will leave software and hardware state 1881 * mismatched. 1882 */ 1883 if (dc->debug.enable_single_display_2to1_odm_policy && 1884 pipe->stream && 1885 pipe->update_flags.bits.disable && 1886 !pipe->prev_odm_pipe && 1887 hws->funcs.update_odm) 1888 hws->funcs.update_odm(dc, context, pipe); 1889 } 1890 } 1891 1892 void dcn20_post_unlock_program_front_end( 1893 struct dc *dc, 1894 struct dc_state *context) 1895 { 1896 int i; 1897 const unsigned int TIMEOUT_FOR_PIPE_ENABLE_MS = 100; 1898 struct dce_hwseq *hwseq = dc->hwseq; 1899 1900 DC_LOGGER_INIT(dc->ctx->logger); 1901 1902 for (i = 0; i < dc->res_pool->pipe_count; i++) 1903 if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable) 1904 dc->hwss.disable_plane(dc, &dc->current_state->res_ctx.pipe_ctx[i]); 1905 1906 /* 1907 * If we are enabling a pipe, we need to wait for pending clear as this is a critical 1908 * part of the enable operation otherwise, DM may request an immediate flip which 1909 * will cause HW to perform an "immediate enable" (as opposed to "vsync enable") which 1910 * is unsupported on DCN. 1911 */ 1912 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1913 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; 1914 // Don't check flip pending on phantom pipes 1915 if (pipe->plane_state && !pipe->top_pipe && pipe->update_flags.bits.enable && 1916 pipe->stream->mall_stream_config.type != SUBVP_PHANTOM) { 1917 struct hubp *hubp = pipe->plane_res.hubp; 1918 int j = 0; 1919 1920 for (j = 0; j < TIMEOUT_FOR_PIPE_ENABLE_MS*1000 1921 && hubp->funcs->hubp_is_flip_pending(hubp); j++) 1922 udelay(1); 1923 } 1924 } 1925 1926 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1927 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; 1928 1929 if (pipe->plane_state && !pipe->top_pipe) { 1930 /* Program phantom pipe here to prevent a frame of underflow in the MPO transition 1931 * case (if a pipe being used for a video plane transitions to a phantom pipe, it 1932 * can underflow due to HUBP_VTG_SEL programming if done in the regular front end 1933 * programming sequence). 1934 */ 1935 while (pipe) { 1936 if (pipe->stream && pipe->stream->mall_stream_config.type == SUBVP_PHANTOM) { 1937 /* When turning on the phantom pipe we want to run through the 1938 * entire enable sequence, so apply all the "enable" flags. 1939 */ 1940 if (dc->hwss.apply_update_flags_for_phantom) 1941 dc->hwss.apply_update_flags_for_phantom(pipe); 1942 if (dc->hwss.update_phantom_vp_position) 1943 dc->hwss.update_phantom_vp_position(dc, context, pipe); 1944 dcn20_program_pipe(dc, pipe, context); 1945 } 1946 pipe = pipe->bottom_pipe; 1947 } 1948 } 1949 } 1950 1951 /* Only program the MALL registers after all the main and phantom pipes 1952 * are done programming. 1953 */ 1954 if (hwseq->funcs.program_mall_pipe_config) 1955 hwseq->funcs.program_mall_pipe_config(dc, context); 1956 1957 /* WA to apply WM setting*/ 1958 if (hwseq->wa.DEGVIDCN21) 1959 dc->res_pool->hubbub->funcs->apply_DEDCN21_147_wa(dc->res_pool->hubbub); 1960 1961 1962 /* WA for stutter underflow during MPO transitions when adding 2nd plane */ 1963 if (hwseq->wa.disallow_self_refresh_during_multi_plane_transition) { 1964 1965 if (dc->current_state->stream_status[0].plane_count == 1 && 1966 context->stream_status[0].plane_count > 1) { 1967 1968 struct timing_generator *tg = dc->res_pool->timing_generators[0]; 1969 1970 dc->res_pool->hubbub->funcs->allow_self_refresh_control(dc->res_pool->hubbub, false); 1971 1972 hwseq->wa_state.disallow_self_refresh_during_multi_plane_transition_applied = true; 1973 hwseq->wa_state.disallow_self_refresh_during_multi_plane_transition_applied_on_frame = tg->funcs->get_frame_count(tg); 1974 } 1975 } 1976 } 1977 1978 void dcn20_prepare_bandwidth( 1979 struct dc *dc, 1980 struct dc_state *context) 1981 { 1982 struct hubbub *hubbub = dc->res_pool->hubbub; 1983 unsigned int compbuf_size_kb = 0; 1984 unsigned int cache_wm_a = context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns; 1985 unsigned int i; 1986 1987 dc->clk_mgr->funcs->update_clocks( 1988 dc->clk_mgr, 1989 context, 1990 false); 1991 1992 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1993 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; 1994 1995 // At optimize don't restore the original watermark value 1996 if (pipe->stream && pipe->stream->mall_stream_config.type != SUBVP_NONE) { 1997 context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = 4U * 1000U * 1000U * 1000U; 1998 break; 1999 } 2000 } 2001 2002 /* program dchubbub watermarks */ 2003 dc->wm_optimized_required = hubbub->funcs->program_watermarks(hubbub, 2004 &context->bw_ctx.bw.dcn.watermarks, 2005 dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000, 2006 false); 2007 2008 // Restore the real watermark so we can commit the value to DMCUB 2009 // DMCUB uses the "original" watermark value in SubVP MCLK switch 2010 context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = cache_wm_a; 2011 2012 /* decrease compbuf size */ 2013 if (hubbub->funcs->program_compbuf_size) { 2014 if (context->bw_ctx.dml.ip.min_comp_buffer_size_kbytes) { 2015 compbuf_size_kb = context->bw_ctx.dml.ip.min_comp_buffer_size_kbytes; 2016 dc->wm_optimized_required |= (compbuf_size_kb != dc->current_state->bw_ctx.dml.ip.min_comp_buffer_size_kbytes); 2017 } else { 2018 compbuf_size_kb = context->bw_ctx.bw.dcn.compbuf_size_kb; 2019 dc->wm_optimized_required |= (compbuf_size_kb != dc->current_state->bw_ctx.bw.dcn.compbuf_size_kb); 2020 } 2021 2022 hubbub->funcs->program_compbuf_size(hubbub, compbuf_size_kb, false); 2023 } 2024 } 2025 2026 void dcn20_optimize_bandwidth( 2027 struct dc *dc, 2028 struct dc_state *context) 2029 { 2030 struct hubbub *hubbub = dc->res_pool->hubbub; 2031 int i; 2032 2033 for (i = 0; i < dc->res_pool->pipe_count; i++) { 2034 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; 2035 2036 // At optimize don't need to restore the original watermark value 2037 if (pipe->stream && pipe->stream->mall_stream_config.type != SUBVP_NONE) { 2038 context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = 4U * 1000U * 1000U * 1000U; 2039 break; 2040 } 2041 } 2042 2043 /* program dchubbub watermarks */ 2044 hubbub->funcs->program_watermarks(hubbub, 2045 &context->bw_ctx.bw.dcn.watermarks, 2046 dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000, 2047 true); 2048 2049 if (dc->clk_mgr->dc_mode_softmax_enabled) 2050 if (dc->clk_mgr->clks.dramclk_khz > dc->clk_mgr->bw_params->dc_mode_softmax_memclk * 1000 && 2051 context->bw_ctx.bw.dcn.clk.dramclk_khz <= dc->clk_mgr->bw_params->dc_mode_softmax_memclk * 1000) 2052 dc->clk_mgr->funcs->set_max_memclk(dc->clk_mgr, dc->clk_mgr->bw_params->dc_mode_softmax_memclk); 2053 2054 /* increase compbuf size */ 2055 if (hubbub->funcs->program_compbuf_size) 2056 hubbub->funcs->program_compbuf_size(hubbub, context->bw_ctx.bw.dcn.compbuf_size_kb, true); 2057 2058 dc->clk_mgr->funcs->update_clocks( 2059 dc->clk_mgr, 2060 context, 2061 true); 2062 if (dc_extended_blank_supported(dc) && context->bw_ctx.bw.dcn.clk.zstate_support == DCN_ZSTATE_SUPPORT_ALLOW) { 2063 for (i = 0; i < dc->res_pool->pipe_count; ++i) { 2064 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 2065 2066 if (pipe_ctx->stream && pipe_ctx->plane_res.hubp->funcs->program_extended_blank 2067 && pipe_ctx->stream->adjust.v_total_min == pipe_ctx->stream->adjust.v_total_max 2068 && pipe_ctx->stream->adjust.v_total_max > pipe_ctx->stream->timing.v_total) 2069 pipe_ctx->plane_res.hubp->funcs->program_extended_blank(pipe_ctx->plane_res.hubp, 2070 pipe_ctx->dlg_regs.optimized_min_dst_y_next_start); 2071 } 2072 } 2073 } 2074 2075 bool dcn20_update_bandwidth( 2076 struct dc *dc, 2077 struct dc_state *context) 2078 { 2079 int i; 2080 struct dce_hwseq *hws = dc->hwseq; 2081 2082 /* recalculate DML parameters */ 2083 if (!dc->res_pool->funcs->validate_bandwidth(dc, context, false)) 2084 return false; 2085 2086 /* apply updated bandwidth parameters */ 2087 dc->hwss.prepare_bandwidth(dc, context); 2088 2089 /* update hubp configs for all pipes */ 2090 for (i = 0; i < dc->res_pool->pipe_count; i++) { 2091 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 2092 2093 if (pipe_ctx->plane_state == NULL) 2094 continue; 2095 2096 if (pipe_ctx->top_pipe == NULL) { 2097 bool blank = !is_pipe_tree_visible(pipe_ctx); 2098 2099 pipe_ctx->stream_res.tg->funcs->program_global_sync( 2100 pipe_ctx->stream_res.tg, 2101 calculate_vready_offset_for_group(pipe_ctx), 2102 pipe_ctx->pipe_dlg_param.vstartup_start, 2103 pipe_ctx->pipe_dlg_param.vupdate_offset, 2104 pipe_ctx->pipe_dlg_param.vupdate_width); 2105 2106 pipe_ctx->stream_res.tg->funcs->set_vtg_params( 2107 pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing, false); 2108 2109 if (pipe_ctx->prev_odm_pipe == NULL) 2110 hws->funcs.blank_pixel_data(dc, pipe_ctx, blank); 2111 2112 if (hws->funcs.setup_vupdate_interrupt) 2113 hws->funcs.setup_vupdate_interrupt(dc, pipe_ctx); 2114 } 2115 2116 pipe_ctx->plane_res.hubp->funcs->hubp_setup( 2117 pipe_ctx->plane_res.hubp, 2118 &pipe_ctx->dlg_regs, 2119 &pipe_ctx->ttu_regs, 2120 &pipe_ctx->rq_regs, 2121 &pipe_ctx->pipe_dlg_param); 2122 } 2123 2124 return true; 2125 } 2126 2127 void dcn20_enable_writeback( 2128 struct dc *dc, 2129 struct dc_writeback_info *wb_info, 2130 struct dc_state *context) 2131 { 2132 struct dwbc *dwb; 2133 struct mcif_wb *mcif_wb; 2134 struct timing_generator *optc; 2135 2136 ASSERT(wb_info->dwb_pipe_inst < MAX_DWB_PIPES); 2137 ASSERT(wb_info->wb_enabled); 2138 dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; 2139 mcif_wb = dc->res_pool->mcif_wb[wb_info->dwb_pipe_inst]; 2140 2141 /* set the OPTC source mux */ 2142 optc = dc->res_pool->timing_generators[dwb->otg_inst]; 2143 optc->funcs->set_dwb_source(optc, wb_info->dwb_pipe_inst); 2144 /* set MCIF_WB buffer and arbitration configuration */ 2145 mcif_wb->funcs->config_mcif_buf(mcif_wb, &wb_info->mcif_buf_params, wb_info->dwb_params.dest_height); 2146 mcif_wb->funcs->config_mcif_arb(mcif_wb, &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[wb_info->dwb_pipe_inst]); 2147 /* Enable MCIF_WB */ 2148 mcif_wb->funcs->enable_mcif(mcif_wb); 2149 /* Enable DWB */ 2150 dwb->funcs->enable(dwb, &wb_info->dwb_params); 2151 /* TODO: add sequence to enable/disable warmup */ 2152 } 2153 2154 void dcn20_disable_writeback( 2155 struct dc *dc, 2156 unsigned int dwb_pipe_inst) 2157 { 2158 struct dwbc *dwb; 2159 struct mcif_wb *mcif_wb; 2160 2161 ASSERT(dwb_pipe_inst < MAX_DWB_PIPES); 2162 dwb = dc->res_pool->dwbc[dwb_pipe_inst]; 2163 mcif_wb = dc->res_pool->mcif_wb[dwb_pipe_inst]; 2164 2165 dwb->funcs->disable(dwb); 2166 mcif_wb->funcs->disable_mcif(mcif_wb); 2167 } 2168 2169 bool dcn20_wait_for_blank_complete( 2170 struct output_pixel_processor *opp) 2171 { 2172 int counter; 2173 2174 for (counter = 0; counter < 1000; counter++) { 2175 if (opp->funcs->dpg_is_blanked(opp)) 2176 break; 2177 2178 udelay(100); 2179 } 2180 2181 if (counter == 1000) { 2182 dm_error("DC: failed to blank crtc!\n"); 2183 return false; 2184 } 2185 2186 return true; 2187 } 2188 2189 bool dcn20_dmdata_status_done(struct pipe_ctx *pipe_ctx) 2190 { 2191 struct hubp *hubp = pipe_ctx->plane_res.hubp; 2192 2193 if (!hubp) 2194 return false; 2195 return hubp->funcs->dmdata_status_done(hubp); 2196 } 2197 2198 void dcn20_disable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx) 2199 { 2200 struct dce_hwseq *hws = dc->hwseq; 2201 2202 if (pipe_ctx->stream_res.dsc) { 2203 struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; 2204 2205 hws->funcs.dsc_pg_control(hws, pipe_ctx->stream_res.dsc->inst, true); 2206 while (odm_pipe) { 2207 hws->funcs.dsc_pg_control(hws, odm_pipe->stream_res.dsc->inst, true); 2208 odm_pipe = odm_pipe->next_odm_pipe; 2209 } 2210 } 2211 } 2212 2213 void dcn20_enable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx) 2214 { 2215 struct dce_hwseq *hws = dc->hwseq; 2216 2217 if (pipe_ctx->stream_res.dsc) { 2218 struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; 2219 2220 hws->funcs.dsc_pg_control(hws, pipe_ctx->stream_res.dsc->inst, false); 2221 while (odm_pipe) { 2222 hws->funcs.dsc_pg_control(hws, odm_pipe->stream_res.dsc->inst, false); 2223 odm_pipe = odm_pipe->next_odm_pipe; 2224 } 2225 } 2226 } 2227 2228 void dcn20_set_dmdata_attributes(struct pipe_ctx *pipe_ctx) 2229 { 2230 struct dc_dmdata_attributes attr = { 0 }; 2231 struct hubp *hubp = pipe_ctx->plane_res.hubp; 2232 2233 attr.dmdata_mode = DMDATA_HW_MODE; 2234 attr.dmdata_size = 2235 dc_is_hdmi_signal(pipe_ctx->stream->signal) ? 32 : 36; 2236 attr.address.quad_part = 2237 pipe_ctx->stream->dmdata_address.quad_part; 2238 attr.dmdata_dl_delta = 0; 2239 attr.dmdata_qos_mode = 0; 2240 attr.dmdata_qos_level = 0; 2241 attr.dmdata_repeat = 1; /* always repeat */ 2242 attr.dmdata_updated = 1; 2243 attr.dmdata_sw_data = NULL; 2244 2245 hubp->funcs->dmdata_set_attributes(hubp, &attr); 2246 } 2247 2248 void dcn20_init_vm_ctx( 2249 struct dce_hwseq *hws, 2250 struct dc *dc, 2251 struct dc_virtual_addr_space_config *va_config, 2252 int vmid) 2253 { 2254 struct dcn_hubbub_virt_addr_config config; 2255 2256 if (vmid == 0) { 2257 ASSERT(0); /* VMID cannot be 0 for vm context */ 2258 return; 2259 } 2260 2261 config.page_table_start_addr = va_config->page_table_start_addr; 2262 config.page_table_end_addr = va_config->page_table_end_addr; 2263 config.page_table_block_size = va_config->page_table_block_size_in_bytes; 2264 config.page_table_depth = va_config->page_table_depth; 2265 config.page_table_base_addr = va_config->page_table_base_addr; 2266 2267 dc->res_pool->hubbub->funcs->init_vm_ctx(dc->res_pool->hubbub, &config, vmid); 2268 } 2269 2270 int dcn20_init_sys_ctx(struct dce_hwseq *hws, struct dc *dc, struct dc_phy_addr_space_config *pa_config) 2271 { 2272 struct dcn_hubbub_phys_addr_config config; 2273 2274 config.system_aperture.fb_top = pa_config->system_aperture.fb_top; 2275 config.system_aperture.fb_offset = pa_config->system_aperture.fb_offset; 2276 config.system_aperture.fb_base = pa_config->system_aperture.fb_base; 2277 config.system_aperture.agp_top = pa_config->system_aperture.agp_top; 2278 config.system_aperture.agp_bot = pa_config->system_aperture.agp_bot; 2279 config.system_aperture.agp_base = pa_config->system_aperture.agp_base; 2280 config.gart_config.page_table_start_addr = pa_config->gart_config.page_table_start_addr; 2281 config.gart_config.page_table_end_addr = pa_config->gart_config.page_table_end_addr; 2282 config.gart_config.page_table_base_addr = pa_config->gart_config.page_table_base_addr; 2283 config.page_table_default_page_addr = pa_config->page_table_default_page_addr; 2284 2285 return dc->res_pool->hubbub->funcs->init_dchub_sys_ctx(dc->res_pool->hubbub, &config); 2286 } 2287 2288 static bool patch_address_for_sbs_tb_stereo( 2289 struct pipe_ctx *pipe_ctx, PHYSICAL_ADDRESS_LOC *addr) 2290 { 2291 struct dc_plane_state *plane_state = pipe_ctx->plane_state; 2292 bool sec_split = pipe_ctx->top_pipe && 2293 pipe_ctx->top_pipe->plane_state == pipe_ctx->plane_state; 2294 if (sec_split && plane_state->address.type == PLN_ADDR_TYPE_GRPH_STEREO && 2295 (pipe_ctx->stream->timing.timing_3d_format == 2296 TIMING_3D_FORMAT_SIDE_BY_SIDE || 2297 pipe_ctx->stream->timing.timing_3d_format == 2298 TIMING_3D_FORMAT_TOP_AND_BOTTOM)) { 2299 *addr = plane_state->address.grph_stereo.left_addr; 2300 plane_state->address.grph_stereo.left_addr = 2301 plane_state->address.grph_stereo.right_addr; 2302 return true; 2303 } 2304 2305 if (pipe_ctx->stream->view_format != VIEW_3D_FORMAT_NONE && 2306 plane_state->address.type != PLN_ADDR_TYPE_GRPH_STEREO) { 2307 plane_state->address.type = PLN_ADDR_TYPE_GRPH_STEREO; 2308 plane_state->address.grph_stereo.right_addr = 2309 plane_state->address.grph_stereo.left_addr; 2310 plane_state->address.grph_stereo.right_meta_addr = 2311 plane_state->address.grph_stereo.left_meta_addr; 2312 } 2313 return false; 2314 } 2315 2316 void dcn20_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx) 2317 { 2318 bool addr_patched = false; 2319 PHYSICAL_ADDRESS_LOC addr; 2320 struct dc_plane_state *plane_state = pipe_ctx->plane_state; 2321 2322 if (plane_state == NULL) 2323 return; 2324 2325 addr_patched = patch_address_for_sbs_tb_stereo(pipe_ctx, &addr); 2326 2327 // Call Helper to track VMID use 2328 vm_helper_mark_vmid_used(dc->vm_helper, plane_state->address.vmid, pipe_ctx->plane_res.hubp->inst); 2329 2330 pipe_ctx->plane_res.hubp->funcs->hubp_program_surface_flip_and_addr( 2331 pipe_ctx->plane_res.hubp, 2332 &plane_state->address, 2333 plane_state->flip_immediate); 2334 2335 plane_state->status.requested_address = plane_state->address; 2336 2337 if (plane_state->flip_immediate) 2338 plane_state->status.current_address = plane_state->address; 2339 2340 if (addr_patched) 2341 pipe_ctx->plane_state->address.grph_stereo.left_addr = addr; 2342 } 2343 2344 void dcn20_unblank_stream(struct pipe_ctx *pipe_ctx, 2345 struct dc_link_settings *link_settings) 2346 { 2347 struct encoder_unblank_param params = {0}; 2348 struct dc_stream_state *stream = pipe_ctx->stream; 2349 struct dc_link *link = stream->link; 2350 struct dce_hwseq *hws = link->dc->hwseq; 2351 struct pipe_ctx *odm_pipe; 2352 2353 params.opp_cnt = 1; 2354 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { 2355 params.opp_cnt++; 2356 } 2357 /* only 3 items below are used by unblank */ 2358 params.timing = pipe_ctx->stream->timing; 2359 2360 params.link_settings.link_rate = link_settings->link_rate; 2361 2362 if (is_dp_128b_132b_signal(pipe_ctx)) { 2363 /* TODO - DP2.0 HW: Set ODM mode in dp hpo encoder here */ 2364 pipe_ctx->stream_res.hpo_dp_stream_enc->funcs->dp_unblank( 2365 pipe_ctx->stream_res.hpo_dp_stream_enc, 2366 pipe_ctx->stream_res.tg->inst); 2367 } else if (dc_is_dp_signal(pipe_ctx->stream->signal)) { 2368 if (optc2_is_two_pixels_per_containter(&stream->timing) || params.opp_cnt > 1) 2369 params.timing.pix_clk_100hz /= 2; 2370 pipe_ctx->stream_res.stream_enc->funcs->dp_set_odm_combine( 2371 pipe_ctx->stream_res.stream_enc, params.opp_cnt > 1); 2372 pipe_ctx->stream_res.stream_enc->funcs->dp_unblank(link, pipe_ctx->stream_res.stream_enc, ¶ms); 2373 } 2374 2375 if (link->local_sink && link->local_sink->sink_signal == SIGNAL_TYPE_EDP) { 2376 hws->funcs.edp_backlight_control(link, true); 2377 } 2378 } 2379 2380 void dcn20_setup_vupdate_interrupt(struct dc *dc, struct pipe_ctx *pipe_ctx) 2381 { 2382 struct timing_generator *tg = pipe_ctx->stream_res.tg; 2383 int start_line = dc->hwss.get_vupdate_offset_from_vsync(pipe_ctx); 2384 2385 if (start_line < 0) 2386 start_line = 0; 2387 2388 if (tg->funcs->setup_vertical_interrupt2) 2389 tg->funcs->setup_vertical_interrupt2(tg, start_line); 2390 } 2391 2392 static void dcn20_reset_back_end_for_pipe( 2393 struct dc *dc, 2394 struct pipe_ctx *pipe_ctx, 2395 struct dc_state *context) 2396 { 2397 int i; 2398 struct dc_link *link = pipe_ctx->stream->link; 2399 const struct link_hwss *link_hwss = get_link_hwss(link, &pipe_ctx->link_res); 2400 2401 DC_LOGGER_INIT(dc->ctx->logger); 2402 if (pipe_ctx->stream_res.stream_enc == NULL) { 2403 pipe_ctx->stream = NULL; 2404 return; 2405 } 2406 2407 if (!IS_FPGA_MAXIMUS_DC(dc->ctx->dce_environment)) { 2408 /* DPMS may already disable or */ 2409 /* dpms_off status is incorrect due to fastboot 2410 * feature. When system resume from S4 with second 2411 * screen only, the dpms_off would be true but 2412 * VBIOS lit up eDP, so check link status too. 2413 */ 2414 if (!pipe_ctx->stream->dpms_off || link->link_status.link_active) 2415 core_link_disable_stream(pipe_ctx); 2416 else if (pipe_ctx->stream_res.audio) 2417 dc->hwss.disable_audio_stream(pipe_ctx); 2418 2419 /* free acquired resources */ 2420 if (pipe_ctx->stream_res.audio) { 2421 /*disable az_endpoint*/ 2422 pipe_ctx->stream_res.audio->funcs->az_disable(pipe_ctx->stream_res.audio); 2423 2424 /*free audio*/ 2425 if (dc->caps.dynamic_audio == true) { 2426 /*we have to dynamic arbitrate the audio endpoints*/ 2427 /*we free the resource, need reset is_audio_acquired*/ 2428 update_audio_usage(&dc->current_state->res_ctx, dc->res_pool, 2429 pipe_ctx->stream_res.audio, false); 2430 pipe_ctx->stream_res.audio = NULL; 2431 } 2432 } 2433 } 2434 else if (pipe_ctx->stream_res.dsc) { 2435 dp_set_dsc_enable(pipe_ctx, false); 2436 } 2437 2438 /* by upper caller loop, parent pipe: pipe0, will be reset last. 2439 * back end share by all pipes and will be disable only when disable 2440 * parent pipe. 2441 */ 2442 if (pipe_ctx->top_pipe == NULL) { 2443 2444 dc->hwss.set_abm_immediate_disable(pipe_ctx); 2445 2446 pipe_ctx->stream_res.tg->funcs->disable_crtc(pipe_ctx->stream_res.tg); 2447 2448 pipe_ctx->stream_res.tg->funcs->enable_optc_clock(pipe_ctx->stream_res.tg, false); 2449 if (pipe_ctx->stream_res.tg->funcs->set_odm_bypass) 2450 pipe_ctx->stream_res.tg->funcs->set_odm_bypass( 2451 pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing); 2452 2453 if (pipe_ctx->stream_res.tg->funcs->set_drr) 2454 pipe_ctx->stream_res.tg->funcs->set_drr( 2455 pipe_ctx->stream_res.tg, NULL); 2456 /* TODO - convert symclk_ref_cnts for otg to a bit map to solve 2457 * the case where the same symclk is shared across multiple otg 2458 * instances 2459 */ 2460 link->phy_state.symclk_ref_cnts.otg = 0; 2461 if (link->phy_state.symclk_state == SYMCLK_ON_TX_OFF) { 2462 link_hwss->disable_link_output(link, 2463 &pipe_ctx->link_res, pipe_ctx->stream->signal); 2464 link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF; 2465 } 2466 } 2467 2468 for (i = 0; i < dc->res_pool->pipe_count; i++) 2469 if (&dc->current_state->res_ctx.pipe_ctx[i] == pipe_ctx) 2470 break; 2471 2472 if (i == dc->res_pool->pipe_count) 2473 return; 2474 2475 pipe_ctx->stream = NULL; 2476 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", 2477 pipe_ctx->pipe_idx, pipe_ctx->stream_res.tg->inst); 2478 } 2479 2480 void dcn20_reset_hw_ctx_wrap( 2481 struct dc *dc, 2482 struct dc_state *context) 2483 { 2484 int i; 2485 struct dce_hwseq *hws = dc->hwseq; 2486 2487 /* Reset Back End*/ 2488 for (i = dc->res_pool->pipe_count - 1; i >= 0 ; i--) { 2489 struct pipe_ctx *pipe_ctx_old = 2490 &dc->current_state->res_ctx.pipe_ctx[i]; 2491 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 2492 2493 if (!pipe_ctx_old->stream) 2494 continue; 2495 2496 if (pipe_ctx_old->top_pipe || pipe_ctx_old->prev_odm_pipe) 2497 continue; 2498 2499 if (!pipe_ctx->stream || 2500 pipe_need_reprogram(pipe_ctx_old, pipe_ctx)) { 2501 struct clock_source *old_clk = pipe_ctx_old->clock_source; 2502 2503 dcn20_reset_back_end_for_pipe(dc, pipe_ctx_old, dc->current_state); 2504 if (hws->funcs.enable_stream_gating) 2505 hws->funcs.enable_stream_gating(dc, pipe_ctx_old); 2506 if (old_clk) 2507 old_clk->funcs->cs_power_down(old_clk); 2508 } 2509 } 2510 } 2511 2512 void dcn20_update_visual_confirm_color(struct dc *dc, struct pipe_ctx *pipe_ctx, struct tg_color *color, int mpcc_id) 2513 { 2514 struct mpc *mpc = dc->res_pool->mpc; 2515 2516 // input to MPCC is always RGB, by default leave black_color at 0 2517 if (dc->debug.visual_confirm == VISUAL_CONFIRM_HDR) 2518 get_hdr_visual_confirm_color(pipe_ctx, color); 2519 else if (dc->debug.visual_confirm == VISUAL_CONFIRM_SURFACE) 2520 get_surface_visual_confirm_color(pipe_ctx, color); 2521 else if (dc->debug.visual_confirm == VISUAL_CONFIRM_MPCTREE) 2522 get_mpctree_visual_confirm_color(pipe_ctx, color); 2523 else if (dc->debug.visual_confirm == VISUAL_CONFIRM_SWIZZLE) 2524 get_surface_tile_visual_confirm_color(pipe_ctx, color); 2525 else if (dc->debug.visual_confirm == VISUAL_CONFIRM_SUBVP) 2526 get_subvp_visual_confirm_color(dc, pipe_ctx, color); 2527 2528 if (mpc->funcs->set_bg_color) { 2529 memcpy(&pipe_ctx->plane_state->visual_confirm_color, color, sizeof(struct tg_color)); 2530 mpc->funcs->set_bg_color(mpc, color, mpcc_id); 2531 } 2532 } 2533 2534 void dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx) 2535 { 2536 struct hubp *hubp = pipe_ctx->plane_res.hubp; 2537 struct mpcc_blnd_cfg blnd_cfg = {0}; 2538 bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha; 2539 int mpcc_id; 2540 struct mpcc *new_mpcc; 2541 struct mpc *mpc = dc->res_pool->mpc; 2542 struct mpc_tree *mpc_tree_params = &(pipe_ctx->stream_res.opp->mpc_tree_params); 2543 2544 blnd_cfg.overlap_only = false; 2545 blnd_cfg.global_gain = 0xff; 2546 2547 if (per_pixel_alpha) { 2548 blnd_cfg.pre_multiplied_alpha = pipe_ctx->plane_state->pre_multiplied_alpha; 2549 if (pipe_ctx->plane_state->global_alpha) { 2550 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN; 2551 blnd_cfg.global_gain = pipe_ctx->plane_state->global_alpha_value; 2552 } else { 2553 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; 2554 } 2555 } else { 2556 blnd_cfg.pre_multiplied_alpha = false; 2557 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; 2558 } 2559 2560 if (pipe_ctx->plane_state->global_alpha) 2561 blnd_cfg.global_alpha = pipe_ctx->plane_state->global_alpha_value; 2562 else 2563 blnd_cfg.global_alpha = 0xff; 2564 2565 blnd_cfg.background_color_bpc = 4; 2566 blnd_cfg.bottom_gain_mode = 0; 2567 blnd_cfg.top_gain = 0x1f000; 2568 blnd_cfg.bottom_inside_gain = 0x1f000; 2569 blnd_cfg.bottom_outside_gain = 0x1f000; 2570 2571 if (pipe_ctx->plane_state->format 2572 == SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA) 2573 blnd_cfg.pre_multiplied_alpha = false; 2574 2575 /* 2576 * TODO: remove hack 2577 * Note: currently there is a bug in init_hw such that 2578 * on resume from hibernate, BIOS sets up MPCC0, and 2579 * we do mpcc_remove but the mpcc cannot go to idle 2580 * after remove. This cause us to pick mpcc1 here, 2581 * which causes a pstate hang for yet unknown reason. 2582 */ 2583 mpcc_id = hubp->inst; 2584 2585 /* If there is no full update, don't need to touch MPC tree*/ 2586 if (!pipe_ctx->plane_state->update_flags.bits.full_update && 2587 !pipe_ctx->update_flags.bits.mpcc) { 2588 mpc->funcs->update_blending(mpc, &blnd_cfg, mpcc_id); 2589 dc->hwss.update_visual_confirm_color(dc, pipe_ctx, &blnd_cfg.black_color, mpcc_id); 2590 return; 2591 } 2592 2593 /* check if this MPCC is already being used */ 2594 new_mpcc = mpc->funcs->get_mpcc_for_dpp(mpc_tree_params, mpcc_id); 2595 /* remove MPCC if being used */ 2596 if (new_mpcc != NULL) 2597 mpc->funcs->remove_mpcc(mpc, mpc_tree_params, new_mpcc); 2598 else 2599 if (dc->debug.sanity_checks) 2600 mpc->funcs->assert_mpcc_idle_before_connect( 2601 dc->res_pool->mpc, mpcc_id); 2602 2603 /* Call MPC to insert new plane */ 2604 new_mpcc = mpc->funcs->insert_plane(dc->res_pool->mpc, 2605 mpc_tree_params, 2606 &blnd_cfg, 2607 NULL, 2608 NULL, 2609 hubp->inst, 2610 mpcc_id); 2611 dc->hwss.update_visual_confirm_color(dc, pipe_ctx, &blnd_cfg.black_color, mpcc_id); 2612 2613 ASSERT(new_mpcc != NULL); 2614 hubp->opp_id = pipe_ctx->stream_res.opp->inst; 2615 hubp->mpcc_id = mpcc_id; 2616 } 2617 2618 void dcn20_enable_stream(struct pipe_ctx *pipe_ctx) 2619 { 2620 enum dc_lane_count lane_count = 2621 pipe_ctx->stream->link->cur_link_settings.lane_count; 2622 2623 struct dc_crtc_timing *timing = &pipe_ctx->stream->timing; 2624 struct dc_link *link = pipe_ctx->stream->link; 2625 2626 uint32_t active_total_with_borders; 2627 uint32_t early_control = 0; 2628 struct timing_generator *tg = pipe_ctx->stream_res.tg; 2629 const struct link_hwss *link_hwss = get_link_hwss(link, &pipe_ctx->link_res); 2630 struct dc *dc = pipe_ctx->stream->ctx->dc; 2631 2632 if (is_dp_128b_132b_signal(pipe_ctx)) { 2633 if (dc->hwseq->funcs.setup_hpo_hw_control) 2634 dc->hwseq->funcs.setup_hpo_hw_control(dc->hwseq, true); 2635 } 2636 2637 link_hwss->setup_stream_encoder(pipe_ctx); 2638 2639 if (pipe_ctx->plane_state && pipe_ctx->plane_state->flip_immediate != 1) { 2640 if (dc->hwss.program_dmdata_engine) 2641 dc->hwss.program_dmdata_engine(pipe_ctx); 2642 } 2643 2644 dc->hwss.update_info_frame(pipe_ctx); 2645 2646 if (dc_is_dp_signal(pipe_ctx->stream->signal)) 2647 dp_source_sequence_trace(link, DPCD_SOURCE_SEQ_AFTER_UPDATE_INFO_FRAME); 2648 2649 /* enable early control to avoid corruption on DP monitor*/ 2650 active_total_with_borders = 2651 timing->h_addressable 2652 + timing->h_border_left 2653 + timing->h_border_right; 2654 2655 if (lane_count != 0) 2656 early_control = active_total_with_borders % lane_count; 2657 2658 if (early_control == 0) 2659 early_control = lane_count; 2660 2661 tg->funcs->set_early_control(tg, early_control); 2662 2663 if (dc->hwseq->funcs.set_pixels_per_cycle) 2664 dc->hwseq->funcs.set_pixels_per_cycle(pipe_ctx); 2665 } 2666 2667 void dcn20_program_dmdata_engine(struct pipe_ctx *pipe_ctx) 2668 { 2669 struct dc_stream_state *stream = pipe_ctx->stream; 2670 struct hubp *hubp = pipe_ctx->plane_res.hubp; 2671 bool enable = false; 2672 struct stream_encoder *stream_enc = pipe_ctx->stream_res.stream_enc; 2673 enum dynamic_metadata_mode mode = dc_is_dp_signal(stream->signal) 2674 ? dmdata_dp 2675 : dmdata_hdmi; 2676 2677 /* if using dynamic meta, don't set up generic infopackets */ 2678 if (pipe_ctx->stream->dmdata_address.quad_part != 0) { 2679 pipe_ctx->stream_res.encoder_info_frame.hdrsmd.valid = false; 2680 enable = true; 2681 } 2682 2683 if (!hubp) 2684 return; 2685 2686 if (!stream_enc || !stream_enc->funcs->set_dynamic_metadata) 2687 return; 2688 2689 stream_enc->funcs->set_dynamic_metadata(stream_enc, enable, 2690 hubp->inst, mode); 2691 } 2692 2693 void dcn20_fpga_init_hw(struct dc *dc) 2694 { 2695 int i, j; 2696 struct dce_hwseq *hws = dc->hwseq; 2697 struct resource_pool *res_pool = dc->res_pool; 2698 struct dc_state *context = dc->current_state; 2699 2700 if (dc->clk_mgr && dc->clk_mgr->funcs->init_clocks) 2701 dc->clk_mgr->funcs->init_clocks(dc->clk_mgr); 2702 2703 // Initialize the dccg 2704 if (res_pool->dccg->funcs->dccg_init) 2705 res_pool->dccg->funcs->dccg_init(res_pool->dccg); 2706 2707 //Enable ability to power gate / don't force power on permanently 2708 hws->funcs.enable_power_gating_plane(hws, true); 2709 2710 // Specific to FPGA dccg and registers 2711 REG_WRITE(RBBMIF_TIMEOUT_DIS, 0xFFFFFFFF); 2712 REG_WRITE(RBBMIF_TIMEOUT_DIS_2, 0xFFFFFFFF); 2713 2714 hws->funcs.dccg_init(hws); 2715 2716 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, 2); 2717 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); 2718 if (REG(REFCLK_CNTL)) 2719 REG_WRITE(REFCLK_CNTL, 0); 2720 // 2721 2722 2723 /* Blank pixel data with OPP DPG */ 2724 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { 2725 struct timing_generator *tg = dc->res_pool->timing_generators[i]; 2726 2727 if (tg->funcs->is_tg_enabled(tg)) 2728 dcn20_init_blank(dc, tg); 2729 } 2730 2731 for (i = 0; i < res_pool->timing_generator_count; i++) { 2732 struct timing_generator *tg = dc->res_pool->timing_generators[i]; 2733 2734 if (tg->funcs->is_tg_enabled(tg)) 2735 tg->funcs->lock(tg); 2736 } 2737 2738 for (i = 0; i < dc->res_pool->pipe_count; i++) { 2739 struct dpp *dpp = res_pool->dpps[i]; 2740 2741 dpp->funcs->dpp_reset(dpp); 2742 } 2743 2744 /* Reset all MPCC muxes */ 2745 res_pool->mpc->funcs->mpc_init(res_pool->mpc); 2746 2747 /* initialize OPP mpc_tree parameter */ 2748 for (i = 0; i < dc->res_pool->res_cap->num_opp; i++) { 2749 res_pool->opps[i]->mpc_tree_params.opp_id = res_pool->opps[i]->inst; 2750 res_pool->opps[i]->mpc_tree_params.opp_list = NULL; 2751 for (j = 0; j < MAX_PIPES; j++) 2752 res_pool->opps[i]->mpcc_disconnect_pending[j] = false; 2753 } 2754 2755 for (i = 0; i < dc->res_pool->pipe_count; i++) { 2756 struct timing_generator *tg = dc->res_pool->timing_generators[i]; 2757 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 2758 struct hubp *hubp = dc->res_pool->hubps[i]; 2759 struct dpp *dpp = dc->res_pool->dpps[i]; 2760 2761 pipe_ctx->stream_res.tg = tg; 2762 pipe_ctx->pipe_idx = i; 2763 2764 pipe_ctx->plane_res.hubp = hubp; 2765 pipe_ctx->plane_res.dpp = dpp; 2766 pipe_ctx->plane_res.mpcc_inst = dpp->inst; 2767 hubp->mpcc_id = dpp->inst; 2768 hubp->opp_id = OPP_ID_INVALID; 2769 hubp->power_gated = false; 2770 pipe_ctx->stream_res.opp = NULL; 2771 2772 hubp->funcs->hubp_init(hubp); 2773 2774 //dc->res_pool->opps[i]->mpc_tree_params.opp_id = dc->res_pool->opps[i]->inst; 2775 //dc->res_pool->opps[i]->mpc_tree_params.opp_list = NULL; 2776 dc->res_pool->opps[i]->mpcc_disconnect_pending[pipe_ctx->plane_res.mpcc_inst] = true; 2777 pipe_ctx->stream_res.opp = dc->res_pool->opps[i]; 2778 /*to do*/ 2779 hws->funcs.plane_atomic_disconnect(dc, pipe_ctx); 2780 } 2781 2782 /* initialize DWB pointer to MCIF_WB */ 2783 for (i = 0; i < res_pool->res_cap->num_dwb; i++) 2784 res_pool->dwbc[i]->mcif = res_pool->mcif_wb[i]; 2785 2786 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { 2787 struct timing_generator *tg = dc->res_pool->timing_generators[i]; 2788 2789 if (tg->funcs->is_tg_enabled(tg)) 2790 tg->funcs->unlock(tg); 2791 } 2792 2793 for (i = 0; i < dc->res_pool->pipe_count; i++) { 2794 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; 2795 2796 dc->hwss.disable_plane(dc, pipe_ctx); 2797 2798 pipe_ctx->stream_res.tg = NULL; 2799 pipe_ctx->plane_res.hubp = NULL; 2800 } 2801 2802 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { 2803 struct timing_generator *tg = dc->res_pool->timing_generators[i]; 2804 2805 tg->funcs->tg_init(tg); 2806 } 2807 2808 if (dc->res_pool->hubbub->funcs->init_crb) 2809 dc->res_pool->hubbub->funcs->init_crb(dc->res_pool->hubbub); 2810 } 2811 #ifndef TRIM_FSFT 2812 bool dcn20_optimize_timing_for_fsft(struct dc *dc, 2813 struct dc_crtc_timing *timing, 2814 unsigned int max_input_rate_in_khz) 2815 { 2816 unsigned int old_v_front_porch; 2817 unsigned int old_v_total; 2818 unsigned int max_input_rate_in_100hz; 2819 unsigned long long new_v_total; 2820 2821 max_input_rate_in_100hz = max_input_rate_in_khz * 10; 2822 if (max_input_rate_in_100hz < timing->pix_clk_100hz) 2823 return false; 2824 2825 old_v_total = timing->v_total; 2826 old_v_front_porch = timing->v_front_porch; 2827 2828 timing->fast_transport_output_rate_100hz = timing->pix_clk_100hz; 2829 timing->pix_clk_100hz = max_input_rate_in_100hz; 2830 2831 new_v_total = div_u64((unsigned long long)old_v_total * max_input_rate_in_100hz, timing->pix_clk_100hz); 2832 2833 timing->v_total = new_v_total; 2834 timing->v_front_porch = old_v_front_porch + (timing->v_total - old_v_total); 2835 return true; 2836 } 2837 #endif 2838 2839 void dcn20_set_disp_pattern_generator(const struct dc *dc, 2840 struct pipe_ctx *pipe_ctx, 2841 enum controller_dp_test_pattern test_pattern, 2842 enum controller_dp_color_space color_space, 2843 enum dc_color_depth color_depth, 2844 const struct tg_color *solid_color, 2845 int width, int height, int offset) 2846 { 2847 pipe_ctx->stream_res.opp->funcs->opp_set_disp_pattern_generator(pipe_ctx->stream_res.opp, test_pattern, 2848 color_space, color_depth, solid_color, width, height, offset); 2849 } 2850