1 /*
2  * Copyright 2018 Advanced Micro Devices, Inc.
3  *
4  * Permission is hereby granted, free of charge, to any person obtaining a
5  * copy of this software and associated documentation files (the "Software"),
6  * to deal in the Software without restriction, including without limitation
7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8  * and/or sell copies of the Software, and to permit persons to whom the
9  * Software is furnished to do so, subject to the following conditions:
10  *
11  * The above copyright notice and this permission notice shall be included in
12  * all copies or substantial portions of the Software.
13  *
14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20  * OTHER DEALINGS IN THE SOFTWARE.
21  *
22  */
23 #ifndef __AMDGPU_GEM_H__
24 #define __AMDGPU_GEM_H__
25 
26 #include <drm/amdgpu_drm.h>
27 #include <drm/drm_gem.h>
28 
29 /*
30  * GEM.
31  */
32 
33 #define AMDGPU_GEM_DOMAIN_MAX		0x3
34 #define gem_to_amdgpu_bo(gobj) container_of((gobj), struct amdgpu_bo, tbo.base)
35 
36 void amdgpu_gem_object_free(struct drm_gem_object *obj);
37 int amdgpu_gem_object_open(struct drm_gem_object *obj,
38 				struct drm_file *file_priv);
39 void amdgpu_gem_object_close(struct drm_gem_object *obj,
40 				struct drm_file *file_priv);
41 unsigned long amdgpu_gem_timeout(uint64_t timeout_ns);
42 
43 /*
44  * GEM objects.
45  */
46 void amdgpu_gem_force_release(struct amdgpu_device *adev);
47 int amdgpu_gem_object_create(struct amdgpu_device *adev, unsigned long size,
48 			     int alignment, u32 initial_domain,
49 			     u64 flags, enum ttm_bo_type type,
50 			     struct dma_resv *resv,
51 			     struct drm_gem_object **obj);
52 
53 int amdgpu_mode_dumb_create(struct drm_file *file_priv,
54 			    struct drm_device *dev,
55 			    struct drm_mode_create_dumb *args);
56 int amdgpu_mode_dumb_mmap(struct drm_file *filp,
57 			  struct drm_device *dev,
58 			  uint32_t handle, uint64_t *offset_p);
59 
60 int amdgpu_gem_create_ioctl(struct drm_device *dev, void *data,
61 			    struct drm_file *filp);
62 int amdgpu_gem_info_ioctl(struct drm_device *dev, void *data,
63 			  struct drm_file *filp);
64 int amdgpu_gem_userptr_ioctl(struct drm_device *dev, void *data,
65 			struct drm_file *filp);
66 int amdgpu_gem_mmap_ioctl(struct drm_device *dev, void *data,
67 			  struct drm_file *filp);
68 int amdgpu_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
69 			      struct drm_file *filp);
70 uint64_t amdgpu_gem_va_map_flags(struct amdgpu_device *adev, uint32_t flags);
71 int amdgpu_gem_va_ioctl(struct drm_device *dev, void *data,
72 			  struct drm_file *filp);
73 int amdgpu_gem_op_ioctl(struct drm_device *dev, void *data,
74 			struct drm_file *filp);
75 
76 int amdgpu_gem_metadata_ioctl(struct drm_device *dev, void *data,
77 				struct drm_file *filp);
78 
79 #endif
80