xref: /openbmc/linux/drivers/fpga/Makefile (revision 72ddd9f3)
1b2441318SGreg Kroah-Hartman# SPDX-License-Identifier: GPL-2.0
26a8c3be7SAlan Tull#
36a8c3be7SAlan Tull# Makefile for the fpga framework and fpga manager drivers.
46a8c3be7SAlan Tull#
56a8c3be7SAlan Tull
66a8c3be7SAlan Tull# Core FPGA Manager Framework
76a8c3be7SAlan Tullobj-$(CONFIG_FPGA)			+= fpga-mgr.o
86a8c3be7SAlan Tull
96a8c3be7SAlan Tull# FPGA Manager Drivers
1034d1dc17SAnatolij Gustschinobj-$(CONFIG_FPGA_MGR_ALTERA_CVP)	+= altera-cvp.o
115692fae0SJoshua Claytonobj-$(CONFIG_FPGA_MGR_ALTERA_PS_SPI)	+= altera-ps-spi.o
1221f8ba2eSJoel Holdsworthobj-$(CONFIG_FPGA_MGR_ICE40_SPI)	+= ice40-spi.o
1388fb3a00SPaolo Pisatiobj-$(CONFIG_FPGA_MGR_MACHXO2_SPI)	+= machxo2-spi.o
14fab6266eSAlan Tullobj-$(CONFIG_FPGA_MGR_SOCFPGA)		+= socfpga.o
15acbb910aSAlan Tullobj-$(CONFIG_FPGA_MGR_SOCFPGA_A10)	+= socfpga-a10.o
164348f7e2SFlorian Fainelliobj-$(CONFIG_FPGA_MGR_TS73XX)		+= ts73xx-fpga.o
17061c97d1SAnatolij Gustschinobj-$(CONFIG_FPGA_MGR_XILINX_SPI)	+= xilinx-spi.o
1837784706SMoritz Fischerobj-$(CONFIG_FPGA_MGR_ZYNQ_FPGA)	+= zynq-fpga.o
19d201cc17SMatthew Gerlachobj-$(CONFIG_ALTERA_PR_IP_CORE)         += altera-pr-ip-core.o
205b73cb5bSMatthew Gerlachobj-$(CONFIG_ALTERA_PR_IP_CORE_PLAT)    += altera-pr-ip-core-plat.o
2121aeda95SAlan Tull
2221aeda95SAlan Tull# FPGA Bridge Drivers
2321aeda95SAlan Tullobj-$(CONFIG_FPGA_BRIDGE)		+= fpga-bridge.o
24e5f8efa5SAlan Tullobj-$(CONFIG_SOCFPGA_FPGA_BRIDGE)	+= altera-hps2fpga.o altera-fpga2sdram.o
25ca24a648SAlan Tullobj-$(CONFIG_ALTERA_FREEZE_BRIDGE)	+= altera-freeze-bridge.o
267e961c12SMoritz Fischerobj-$(CONFIG_XILINX_PR_DECOUPLER)	+= xilinx-pr-decoupler.o
270fa20cdfSAlan Tull
280fa20cdfSAlan Tull# High Level Interfaces
290fa20cdfSAlan Tullobj-$(CONFIG_FPGA_REGION)		+= fpga-region.o
30ef3acdd8SAlan Tullobj-$(CONFIG_OF_FPGA_REGION)		+= of-fpga-region.o
31543be3d8SWu Hao
32543be3d8SWu Hao# FPGA Device Feature List Support
33543be3d8SWu Haoobj-$(CONFIG_FPGA_DFL)			+= dfl.o
3472ddd9f3SZhang Yi
3572ddd9f3SZhang Yi# Drivers for FPGAs which implement DFL
3672ddd9f3SZhang Yiobj-$(CONFIG_FPGA_DFL_PCI)		+= dfl-pci.o
37