1af873fceSThomas Gleixner // SPDX-License-Identifier: GPL-2.0-only 2d8b46839SM'boumba Cedric Madianga /* 3d8b46839SM'boumba Cedric Madianga * Driver for STM32 DMA controller 4d8b46839SM'boumba Cedric Madianga * 5d8b46839SM'boumba Cedric Madianga * Inspired by dma-jz4740.c and tegra20-apb-dma.c 6d8b46839SM'boumba Cedric Madianga * 7d8b46839SM'boumba Cedric Madianga * Copyright (C) M'boumba Cedric Madianga 2015 8d8b46839SM'boumba Cedric Madianga * Author: M'boumba Cedric Madianga <cedric.madianga@gmail.com> 9a2b6103bSPierre Yves MORDRET * Pierre-Yves Mordret <pierre-yves.mordret@st.com> 10d8b46839SM'boumba Cedric Madianga */ 11d8b46839SM'boumba Cedric Madianga 12d8b46839SM'boumba Cedric Madianga #include <linux/clk.h> 13d8b46839SM'boumba Cedric Madianga #include <linux/delay.h> 14d8b46839SM'boumba Cedric Madianga #include <linux/dmaengine.h> 15d8b46839SM'boumba Cedric Madianga #include <linux/dma-mapping.h> 16d8b46839SM'boumba Cedric Madianga #include <linux/err.h> 17d8b46839SM'boumba Cedric Madianga #include <linux/init.h> 18409ffc4dSAmelie Delaunay #include <linux/iopoll.h> 19d8b46839SM'boumba Cedric Madianga #include <linux/jiffies.h> 20d8b46839SM'boumba Cedric Madianga #include <linux/list.h> 21d8b46839SM'boumba Cedric Madianga #include <linux/module.h> 22d8b46839SM'boumba Cedric Madianga #include <linux/of.h> 23d8b46839SM'boumba Cedric Madianga #include <linux/of_device.h> 24d8b46839SM'boumba Cedric Madianga #include <linux/of_dma.h> 25d8b46839SM'boumba Cedric Madianga #include <linux/platform_device.h> 2648bc73baSPierre-Yves MORDRET #include <linux/pm_runtime.h> 27d8b46839SM'boumba Cedric Madianga #include <linux/reset.h> 28d8b46839SM'boumba Cedric Madianga #include <linux/sched.h> 29d8b46839SM'boumba Cedric Madianga #include <linux/slab.h> 30d8b46839SM'boumba Cedric Madianga 31d8b46839SM'boumba Cedric Madianga #include "virt-dma.h" 32d8b46839SM'boumba Cedric Madianga 33d8b46839SM'boumba Cedric Madianga #define STM32_DMA_LISR 0x0000 /* DMA Low Int Status Reg */ 34d8b46839SM'boumba Cedric Madianga #define STM32_DMA_HISR 0x0004 /* DMA High Int Status Reg */ 35d8b46839SM'boumba Cedric Madianga #define STM32_DMA_LIFCR 0x0008 /* DMA Low Int Flag Clear Reg */ 36d8b46839SM'boumba Cedric Madianga #define STM32_DMA_HIFCR 0x000c /* DMA High Int Flag Clear Reg */ 37d8b46839SM'boumba Cedric Madianga #define STM32_DMA_TCI BIT(5) /* Transfer Complete Interrupt */ 38c2d86b1cSPierre Yves MORDRET #define STM32_DMA_HTI BIT(4) /* Half Transfer Interrupt */ 39d8b46839SM'boumba Cedric Madianga #define STM32_DMA_TEI BIT(3) /* Transfer Error Interrupt */ 40d8b46839SM'boumba Cedric Madianga #define STM32_DMA_DMEI BIT(2) /* Direct Mode Error Interrupt */ 41d8b46839SM'boumba Cedric Madianga #define STM32_DMA_FEI BIT(0) /* FIFO Error Interrupt */ 429df3bd55SPierre Yves MORDRET #define STM32_DMA_MASKI (STM32_DMA_TCI \ 439df3bd55SPierre Yves MORDRET | STM32_DMA_TEI \ 449df3bd55SPierre Yves MORDRET | STM32_DMA_DMEI \ 459df3bd55SPierre Yves MORDRET | STM32_DMA_FEI) 46d8b46839SM'boumba Cedric Madianga 47d8b46839SM'boumba Cedric Madianga /* DMA Stream x Configuration Register */ 48d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR(x) (0x0010 + 0x18 * (x)) /* x = 0..7 */ 49d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_REQ(n) ((n & 0x7) << 25) 50d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_MBURST_MASK GENMASK(24, 23) 51d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_MBURST(n) ((n & 0x3) << 23) 52d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PBURST_MASK GENMASK(22, 21) 53d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PBURST(n) ((n & 0x3) << 21) 54d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PL_MASK GENMASK(17, 16) 55d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PL(n) ((n & 0x3) << 16) 56d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_MSIZE_MASK GENMASK(14, 13) 57d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_MSIZE(n) ((n & 0x3) << 13) 58d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PSIZE_MASK GENMASK(12, 11) 59d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PSIZE(n) ((n & 0x3) << 11) 60d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PSIZE_GET(n) ((n & STM32_DMA_SCR_PSIZE_MASK) >> 11) 61d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_DIR_MASK GENMASK(7, 6) 62d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_DIR(n) ((n & 0x3) << 6) 63*2b5b7405SAmelie Delaunay #define STM32_DMA_SCR_TRBUFF BIT(20) /* Bufferable transfer for USART/UART */ 64d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_CT BIT(19) /* Target in double buffer */ 65d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_DBM BIT(18) /* Double Buffer Mode */ 66d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PINCOS BIT(15) /* Peripheral inc offset size */ 67d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_MINC BIT(10) /* Memory increment mode */ 68d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PINC BIT(9) /* Peripheral increment mode */ 69d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_CIRC BIT(8) /* Circular mode */ 70d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_PFCTRL BIT(5) /* Peripheral Flow Controller */ 71249d5531SPierre Yves MORDRET #define STM32_DMA_SCR_TCIE BIT(4) /* Transfer Complete Int Enable 72249d5531SPierre Yves MORDRET */ 73d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_TEIE BIT(2) /* Transfer Error Int Enable */ 74d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_DMEIE BIT(1) /* Direct Mode Err Int Enable */ 75d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_EN BIT(0) /* Stream Enable */ 76d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_CFG_MASK (STM32_DMA_SCR_PINC \ 77d8b46839SM'boumba Cedric Madianga | STM32_DMA_SCR_MINC \ 78d8b46839SM'boumba Cedric Madianga | STM32_DMA_SCR_PINCOS \ 79d8b46839SM'boumba Cedric Madianga | STM32_DMA_SCR_PL_MASK) 80d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SCR_IRQ_MASK (STM32_DMA_SCR_TCIE \ 81d8b46839SM'boumba Cedric Madianga | STM32_DMA_SCR_TEIE \ 82d8b46839SM'boumba Cedric Madianga | STM32_DMA_SCR_DMEIE) 83d8b46839SM'boumba Cedric Madianga 84d8b46839SM'boumba Cedric Madianga /* DMA Stream x number of data register */ 85d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SNDTR(x) (0x0014 + 0x18 * (x)) 86d8b46839SM'boumba Cedric Madianga 87d8b46839SM'boumba Cedric Madianga /* DMA stream peripheral address register */ 88d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SPAR(x) (0x0018 + 0x18 * (x)) 89d8b46839SM'boumba Cedric Madianga 90d8b46839SM'boumba Cedric Madianga /* DMA stream x memory 0 address register */ 91d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SM0AR(x) (0x001c + 0x18 * (x)) 92d8b46839SM'boumba Cedric Madianga 93d8b46839SM'boumba Cedric Madianga /* DMA stream x memory 1 address register */ 94d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SM1AR(x) (0x0020 + 0x18 * (x)) 95d8b46839SM'boumba Cedric Madianga 96d8b46839SM'boumba Cedric Madianga /* DMA stream x FIFO control register */ 97d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR(x) (0x0024 + 0x18 * (x)) 98d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR_FTH_MASK GENMASK(1, 0) 99d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR_FTH(n) (n & STM32_DMA_SFCR_FTH_MASK) 100d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR_FEIE BIT(7) /* FIFO error interrupt enable */ 101d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR_DMDIS BIT(2) /* Direct mode disable */ 102d8b46839SM'boumba Cedric Madianga #define STM32_DMA_SFCR_MASK (STM32_DMA_SFCR_FEIE \ 103d8b46839SM'boumba Cedric Madianga | STM32_DMA_SFCR_DMDIS) 104d8b46839SM'boumba Cedric Madianga 105d8b46839SM'boumba Cedric Madianga /* DMA direction */ 106d8b46839SM'boumba Cedric Madianga #define STM32_DMA_DEV_TO_MEM 0x00 107d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MEM_TO_DEV 0x01 108d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MEM_TO_MEM 0x02 109d8b46839SM'boumba Cedric Madianga 110d8b46839SM'boumba Cedric Madianga /* DMA priority level */ 111d8b46839SM'boumba Cedric Madianga #define STM32_DMA_PRIORITY_LOW 0x00 112d8b46839SM'boumba Cedric Madianga #define STM32_DMA_PRIORITY_MEDIUM 0x01 113d8b46839SM'boumba Cedric Madianga #define STM32_DMA_PRIORITY_HIGH 0x02 114d8b46839SM'boumba Cedric Madianga #define STM32_DMA_PRIORITY_VERY_HIGH 0x03 115d8b46839SM'boumba Cedric Madianga 116d8b46839SM'boumba Cedric Madianga /* DMA FIFO threshold selection */ 117d8b46839SM'boumba Cedric Madianga #define STM32_DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00 118d8b46839SM'boumba Cedric Madianga #define STM32_DMA_FIFO_THRESHOLD_HALFFULL 0x01 119d8b46839SM'boumba Cedric Madianga #define STM32_DMA_FIFO_THRESHOLD_3QUARTERSFULL 0x02 120d8b46839SM'boumba Cedric Madianga #define STM32_DMA_FIFO_THRESHOLD_FULL 0x03 121955b1766SAmelie Delaunay #define STM32_DMA_FIFO_THRESHOLD_NONE 0x04 122d8b46839SM'boumba Cedric Madianga 123d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MAX_DATA_ITEMS 0xffff 12480a76952SPierre Yves MORDRET /* 12580a76952SPierre Yves MORDRET * Valid transfer starts from @0 to @0xFFFE leading to unaligned scatter 12680a76952SPierre Yves MORDRET * gather at boundary. Thus it's safer to round down this value on FIFO 12780a76952SPierre Yves MORDRET * size (16 Bytes) 12880a76952SPierre Yves MORDRET */ 12980a76952SPierre Yves MORDRET #define STM32_DMA_ALIGNED_MAX_DATA_ITEMS \ 13080a76952SPierre Yves MORDRET ALIGN_DOWN(STM32_DMA_MAX_DATA_ITEMS, 16) 131d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MAX_CHANNELS 0x08 132d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MAX_REQUEST_ID 0x08 133d8b46839SM'boumba Cedric Madianga #define STM32_DMA_MAX_DATA_PARAM 0x03 134a2b6103bSPierre Yves MORDRET #define STM32_DMA_FIFO_SIZE 16 /* FIFO is 16 bytes */ 135a2b6103bSPierre Yves MORDRET #define STM32_DMA_MIN_BURST 4 136276b0046SM'boumba Cedric Madianga #define STM32_DMA_MAX_BURST 16 137d8b46839SM'boumba Cedric Madianga 138951f44cbSPierre Yves MORDRET /* DMA Features */ 139951f44cbSPierre Yves MORDRET #define STM32_DMA_THRESHOLD_FTR_MASK GENMASK(1, 0) 140951f44cbSPierre Yves MORDRET #define STM32_DMA_THRESHOLD_FTR_GET(n) ((n) & STM32_DMA_THRESHOLD_FTR_MASK) 141955b1766SAmelie Delaunay #define STM32_DMA_DIRECT_MODE_MASK BIT(2) 142*2b5b7405SAmelie Delaunay #define STM32_DMA_DIRECT_MODE_GET(n) (((n) & STM32_DMA_DIRECT_MODE_MASK) >> 2) 143*2b5b7405SAmelie Delaunay #define STM32_DMA_ALT_ACK_MODE_MASK BIT(4) 144*2b5b7405SAmelie Delaunay #define STM32_DMA_ALT_ACK_MODE_GET(n) (((n) & STM32_DMA_ALT_ACK_MODE_MASK) >> 4) 145951f44cbSPierre Yves MORDRET 146d8b46839SM'boumba Cedric Madianga enum stm32_dma_width { 147d8b46839SM'boumba Cedric Madianga STM32_DMA_BYTE, 148d8b46839SM'boumba Cedric Madianga STM32_DMA_HALF_WORD, 149d8b46839SM'boumba Cedric Madianga STM32_DMA_WORD, 150d8b46839SM'boumba Cedric Madianga }; 151d8b46839SM'boumba Cedric Madianga 152d8b46839SM'boumba Cedric Madianga enum stm32_dma_burst_size { 153d8b46839SM'boumba Cedric Madianga STM32_DMA_BURST_SINGLE, 154d8b46839SM'boumba Cedric Madianga STM32_DMA_BURST_INCR4, 155d8b46839SM'boumba Cedric Madianga STM32_DMA_BURST_INCR8, 156d8b46839SM'boumba Cedric Madianga STM32_DMA_BURST_INCR16, 157d8b46839SM'boumba Cedric Madianga }; 158d8b46839SM'boumba Cedric Madianga 159951f44cbSPierre Yves MORDRET /** 160951f44cbSPierre Yves MORDRET * struct stm32_dma_cfg - STM32 DMA custom configuration 161951f44cbSPierre Yves MORDRET * @channel_id: channel ID 162951f44cbSPierre Yves MORDRET * @request_line: DMA request 163951f44cbSPierre Yves MORDRET * @stream_config: 32bit mask specifying the DMA channel configuration 164951f44cbSPierre Yves MORDRET * @features: 32bit mask specifying the DMA Feature list 165951f44cbSPierre Yves MORDRET */ 166d8b46839SM'boumba Cedric Madianga struct stm32_dma_cfg { 167d8b46839SM'boumba Cedric Madianga u32 channel_id; 168d8b46839SM'boumba Cedric Madianga u32 request_line; 169d8b46839SM'boumba Cedric Madianga u32 stream_config; 170951f44cbSPierre Yves MORDRET u32 features; 171d8b46839SM'boumba Cedric Madianga }; 172d8b46839SM'boumba Cedric Madianga 173d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan_reg { 174d8b46839SM'boumba Cedric Madianga u32 dma_lisr; 175d8b46839SM'boumba Cedric Madianga u32 dma_hisr; 176d8b46839SM'boumba Cedric Madianga u32 dma_lifcr; 177d8b46839SM'boumba Cedric Madianga u32 dma_hifcr; 178d8b46839SM'boumba Cedric Madianga u32 dma_scr; 179d8b46839SM'boumba Cedric Madianga u32 dma_sndtr; 180d8b46839SM'boumba Cedric Madianga u32 dma_spar; 181d8b46839SM'boumba Cedric Madianga u32 dma_sm0ar; 182d8b46839SM'boumba Cedric Madianga u32 dma_sm1ar; 183d8b46839SM'boumba Cedric Madianga u32 dma_sfcr; 184d8b46839SM'boumba Cedric Madianga }; 185d8b46839SM'boumba Cedric Madianga 186d8b46839SM'boumba Cedric Madianga struct stm32_dma_sg_req { 187d8b46839SM'boumba Cedric Madianga u32 len; 188d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan_reg chan_reg; 189d8b46839SM'boumba Cedric Madianga }; 190d8b46839SM'boumba Cedric Madianga 191d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc { 192d8b46839SM'boumba Cedric Madianga struct virt_dma_desc vdesc; 193d8b46839SM'boumba Cedric Madianga bool cyclic; 194d8b46839SM'boumba Cedric Madianga u32 num_sgs; 195d8b46839SM'boumba Cedric Madianga struct stm32_dma_sg_req sg_req[]; 196d8b46839SM'boumba Cedric Madianga }; 197d8b46839SM'boumba Cedric Madianga 198d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan { 199d8b46839SM'boumba Cedric Madianga struct virt_dma_chan vchan; 200d8b46839SM'boumba Cedric Madianga bool config_init; 201d8b46839SM'boumba Cedric Madianga bool busy; 202d8b46839SM'boumba Cedric Madianga u32 id; 203d8b46839SM'boumba Cedric Madianga u32 irq; 204d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc *desc; 205d8b46839SM'boumba Cedric Madianga u32 next_sg; 206d8b46839SM'boumba Cedric Madianga struct dma_slave_config dma_sconfig; 207d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan_reg chan_reg; 208951f44cbSPierre Yves MORDRET u32 threshold; 209a2b6103bSPierre Yves MORDRET u32 mem_burst; 210a2b6103bSPierre Yves MORDRET u32 mem_width; 211d8b46839SM'boumba Cedric Madianga }; 212d8b46839SM'boumba Cedric Madianga 213d8b46839SM'boumba Cedric Madianga struct stm32_dma_device { 214d8b46839SM'boumba Cedric Madianga struct dma_device ddev; 215d8b46839SM'boumba Cedric Madianga void __iomem *base; 216d8b46839SM'boumba Cedric Madianga struct clk *clk; 217d8b46839SM'boumba Cedric Madianga bool mem2mem; 218d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan chan[STM32_DMA_MAX_CHANNELS]; 219d8b46839SM'boumba Cedric Madianga }; 220d8b46839SM'boumba Cedric Madianga 221d8b46839SM'boumba Cedric Madianga static struct stm32_dma_device *stm32_dma_get_dev(struct stm32_dma_chan *chan) 222d8b46839SM'boumba Cedric Madianga { 223d8b46839SM'boumba Cedric Madianga return container_of(chan->vchan.chan.device, struct stm32_dma_device, 224d8b46839SM'boumba Cedric Madianga ddev); 225d8b46839SM'boumba Cedric Madianga } 226d8b46839SM'boumba Cedric Madianga 227d8b46839SM'boumba Cedric Madianga static struct stm32_dma_chan *to_stm32_dma_chan(struct dma_chan *c) 228d8b46839SM'boumba Cedric Madianga { 229d8b46839SM'boumba Cedric Madianga return container_of(c, struct stm32_dma_chan, vchan.chan); 230d8b46839SM'boumba Cedric Madianga } 231d8b46839SM'boumba Cedric Madianga 232d8b46839SM'boumba Cedric Madianga static struct stm32_dma_desc *to_stm32_dma_desc(struct virt_dma_desc *vdesc) 233d8b46839SM'boumba Cedric Madianga { 234d8b46839SM'boumba Cedric Madianga return container_of(vdesc, struct stm32_dma_desc, vdesc); 235d8b46839SM'boumba Cedric Madianga } 236d8b46839SM'boumba Cedric Madianga 237d8b46839SM'boumba Cedric Madianga static struct device *chan2dev(struct stm32_dma_chan *chan) 238d8b46839SM'boumba Cedric Madianga { 239d8b46839SM'boumba Cedric Madianga return &chan->vchan.chan.dev->device; 240d8b46839SM'boumba Cedric Madianga } 241d8b46839SM'boumba Cedric Madianga 242d8b46839SM'boumba Cedric Madianga static u32 stm32_dma_read(struct stm32_dma_device *dmadev, u32 reg) 243d8b46839SM'boumba Cedric Madianga { 244d8b46839SM'boumba Cedric Madianga return readl_relaxed(dmadev->base + reg); 245d8b46839SM'boumba Cedric Madianga } 246d8b46839SM'boumba Cedric Madianga 247d8b46839SM'boumba Cedric Madianga static void stm32_dma_write(struct stm32_dma_device *dmadev, u32 reg, u32 val) 248d8b46839SM'boumba Cedric Madianga { 249d8b46839SM'boumba Cedric Madianga writel_relaxed(val, dmadev->base + reg); 250d8b46839SM'boumba Cedric Madianga } 251d8b46839SM'boumba Cedric Madianga 252d8b46839SM'boumba Cedric Madianga static int stm32_dma_get_width(struct stm32_dma_chan *chan, 253d8b46839SM'boumba Cedric Madianga enum dma_slave_buswidth width) 254d8b46839SM'boumba Cedric Madianga { 255d8b46839SM'boumba Cedric Madianga switch (width) { 256d8b46839SM'boumba Cedric Madianga case DMA_SLAVE_BUSWIDTH_1_BYTE: 257d8b46839SM'boumba Cedric Madianga return STM32_DMA_BYTE; 258d8b46839SM'boumba Cedric Madianga case DMA_SLAVE_BUSWIDTH_2_BYTES: 259d8b46839SM'boumba Cedric Madianga return STM32_DMA_HALF_WORD; 260d8b46839SM'boumba Cedric Madianga case DMA_SLAVE_BUSWIDTH_4_BYTES: 261d8b46839SM'boumba Cedric Madianga return STM32_DMA_WORD; 262d8b46839SM'boumba Cedric Madianga default: 263d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Dma bus width not supported\n"); 264d8b46839SM'boumba Cedric Madianga return -EINVAL; 265d8b46839SM'boumba Cedric Madianga } 266d8b46839SM'boumba Cedric Madianga } 267d8b46839SM'boumba Cedric Madianga 268a2b6103bSPierre Yves MORDRET static enum dma_slave_buswidth stm32_dma_get_max_width(u32 buf_len, 269e0ebdbdcSAmelie Delaunay dma_addr_t buf_addr, 270a2b6103bSPierre Yves MORDRET u32 threshold) 271a2b6103bSPierre Yves MORDRET { 272a2b6103bSPierre Yves MORDRET enum dma_slave_buswidth max_width; 273e0ebdbdcSAmelie Delaunay u64 addr = buf_addr; 274a2b6103bSPierre Yves MORDRET 275a2b6103bSPierre Yves MORDRET if (threshold == STM32_DMA_FIFO_THRESHOLD_FULL) 276a2b6103bSPierre Yves MORDRET max_width = DMA_SLAVE_BUSWIDTH_4_BYTES; 277a2b6103bSPierre Yves MORDRET else 278a2b6103bSPierre Yves MORDRET max_width = DMA_SLAVE_BUSWIDTH_2_BYTES; 279a2b6103bSPierre Yves MORDRET 280a2b6103bSPierre Yves MORDRET while ((buf_len < max_width || buf_len % max_width) && 281a2b6103bSPierre Yves MORDRET max_width > DMA_SLAVE_BUSWIDTH_1_BYTE) 282a2b6103bSPierre Yves MORDRET max_width = max_width >> 1; 283a2b6103bSPierre Yves MORDRET 284e0ebdbdcSAmelie Delaunay if (do_div(addr, max_width)) 285e0ebdbdcSAmelie Delaunay max_width = DMA_SLAVE_BUSWIDTH_1_BYTE; 286e0ebdbdcSAmelie Delaunay 287a2b6103bSPierre Yves MORDRET return max_width; 288a2b6103bSPierre Yves MORDRET } 289a2b6103bSPierre Yves MORDRET 290a2b6103bSPierre Yves MORDRET static bool stm32_dma_fifo_threshold_is_allowed(u32 burst, u32 threshold, 291a2b6103bSPierre Yves MORDRET enum dma_slave_buswidth width) 292a2b6103bSPierre Yves MORDRET { 293a2b6103bSPierre Yves MORDRET u32 remaining; 294a2b6103bSPierre Yves MORDRET 295955b1766SAmelie Delaunay if (threshold == STM32_DMA_FIFO_THRESHOLD_NONE) 296955b1766SAmelie Delaunay return false; 297955b1766SAmelie Delaunay 298a2b6103bSPierre Yves MORDRET if (width != DMA_SLAVE_BUSWIDTH_UNDEFINED) { 299a2b6103bSPierre Yves MORDRET if (burst != 0) { 300a2b6103bSPierre Yves MORDRET /* 301a2b6103bSPierre Yves MORDRET * If number of beats fit in several whole bursts 302a2b6103bSPierre Yves MORDRET * this configuration is allowed. 303a2b6103bSPierre Yves MORDRET */ 304a2b6103bSPierre Yves MORDRET remaining = ((STM32_DMA_FIFO_SIZE / width) * 305a2b6103bSPierre Yves MORDRET (threshold + 1) / 4) % burst; 306a2b6103bSPierre Yves MORDRET 307a2b6103bSPierre Yves MORDRET if (remaining == 0) 308a2b6103bSPierre Yves MORDRET return true; 309a2b6103bSPierre Yves MORDRET } else { 310a2b6103bSPierre Yves MORDRET return true; 311a2b6103bSPierre Yves MORDRET } 312a2b6103bSPierre Yves MORDRET } 313a2b6103bSPierre Yves MORDRET 314a2b6103bSPierre Yves MORDRET return false; 315a2b6103bSPierre Yves MORDRET } 316a2b6103bSPierre Yves MORDRET 317a2b6103bSPierre Yves MORDRET static bool stm32_dma_is_burst_possible(u32 buf_len, u32 threshold) 318a2b6103bSPierre Yves MORDRET { 319955b1766SAmelie Delaunay /* If FIFO direct mode, burst is not possible */ 320955b1766SAmelie Delaunay if (threshold == STM32_DMA_FIFO_THRESHOLD_NONE) 321955b1766SAmelie Delaunay return false; 322955b1766SAmelie Delaunay 323cc832dc8SPierre-Yves MORDRET /* 324cc832dc8SPierre-Yves MORDRET * Buffer or period length has to be aligned on FIFO depth. 325cc832dc8SPierre-Yves MORDRET * Otherwise bytes may be stuck within FIFO at buffer or period 326cc832dc8SPierre-Yves MORDRET * length. 327cc832dc8SPierre-Yves MORDRET */ 328cc832dc8SPierre-Yves MORDRET return ((buf_len % ((threshold + 1) * 4)) == 0); 329a2b6103bSPierre Yves MORDRET } 330a2b6103bSPierre Yves MORDRET 331a2b6103bSPierre Yves MORDRET static u32 stm32_dma_get_best_burst(u32 buf_len, u32 max_burst, u32 threshold, 332a2b6103bSPierre Yves MORDRET enum dma_slave_buswidth width) 333a2b6103bSPierre Yves MORDRET { 334a2b6103bSPierre Yves MORDRET u32 best_burst = max_burst; 335a2b6103bSPierre Yves MORDRET 336a2b6103bSPierre Yves MORDRET if (best_burst == 1 || !stm32_dma_is_burst_possible(buf_len, threshold)) 337a2b6103bSPierre Yves MORDRET return 0; 338a2b6103bSPierre Yves MORDRET 339a2b6103bSPierre Yves MORDRET while ((buf_len < best_burst * width && best_burst > 1) || 340a2b6103bSPierre Yves MORDRET !stm32_dma_fifo_threshold_is_allowed(best_burst, threshold, 341a2b6103bSPierre Yves MORDRET width)) { 342a2b6103bSPierre Yves MORDRET if (best_burst > STM32_DMA_MIN_BURST) 343a2b6103bSPierre Yves MORDRET best_burst = best_burst >> 1; 344a2b6103bSPierre Yves MORDRET else 345a2b6103bSPierre Yves MORDRET best_burst = 0; 346a2b6103bSPierre Yves MORDRET } 347a2b6103bSPierre Yves MORDRET 348a2b6103bSPierre Yves MORDRET return best_burst; 349a2b6103bSPierre Yves MORDRET } 350a2b6103bSPierre Yves MORDRET 351d8b46839SM'boumba Cedric Madianga static int stm32_dma_get_burst(struct stm32_dma_chan *chan, u32 maxburst) 352d8b46839SM'boumba Cedric Madianga { 353d8b46839SM'boumba Cedric Madianga switch (maxburst) { 354d8b46839SM'boumba Cedric Madianga case 0: 355d8b46839SM'boumba Cedric Madianga case 1: 356d8b46839SM'boumba Cedric Madianga return STM32_DMA_BURST_SINGLE; 357d8b46839SM'boumba Cedric Madianga case 4: 358d8b46839SM'boumba Cedric Madianga return STM32_DMA_BURST_INCR4; 359d8b46839SM'boumba Cedric Madianga case 8: 360d8b46839SM'boumba Cedric Madianga return STM32_DMA_BURST_INCR8; 361d8b46839SM'boumba Cedric Madianga case 16: 362d8b46839SM'boumba Cedric Madianga return STM32_DMA_BURST_INCR16; 363d8b46839SM'boumba Cedric Madianga default: 364d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Dma burst size not supported\n"); 365d8b46839SM'boumba Cedric Madianga return -EINVAL; 366d8b46839SM'boumba Cedric Madianga } 367d8b46839SM'boumba Cedric Madianga } 368d8b46839SM'boumba Cedric Madianga 369d8b46839SM'boumba Cedric Madianga static void stm32_dma_set_fifo_config(struct stm32_dma_chan *chan, 370a2b6103bSPierre Yves MORDRET u32 src_burst, u32 dst_burst) 371d8b46839SM'boumba Cedric Madianga { 372d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_sfcr &= ~STM32_DMA_SFCR_MASK; 373d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr &= ~STM32_DMA_SCR_DMEIE; 374d8b46839SM'boumba Cedric Madianga 375a2b6103bSPierre Yves MORDRET if (!src_burst && !dst_burst) { 376d8b46839SM'boumba Cedric Madianga /* Using direct mode */ 377d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_DMEIE; 378d8b46839SM'boumba Cedric Madianga } else { 379d8b46839SM'boumba Cedric Madianga /* Using FIFO mode */ 380d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_sfcr |= STM32_DMA_SFCR_MASK; 381d8b46839SM'boumba Cedric Madianga } 382d8b46839SM'boumba Cedric Madianga } 383d8b46839SM'boumba Cedric Madianga 384d8b46839SM'boumba Cedric Madianga static int stm32_dma_slave_config(struct dma_chan *c, 385d8b46839SM'boumba Cedric Madianga struct dma_slave_config *config) 386d8b46839SM'boumba Cedric Madianga { 387d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 388d8b46839SM'boumba Cedric Madianga 389d8b46839SM'boumba Cedric Madianga memcpy(&chan->dma_sconfig, config, sizeof(*config)); 390d8b46839SM'boumba Cedric Madianga 391d8b46839SM'boumba Cedric Madianga chan->config_init = true; 392d8b46839SM'boumba Cedric Madianga 393d8b46839SM'boumba Cedric Madianga return 0; 394d8b46839SM'boumba Cedric Madianga } 395d8b46839SM'boumba Cedric Madianga 396d8b46839SM'boumba Cedric Madianga static u32 stm32_dma_irq_status(struct stm32_dma_chan *chan) 397d8b46839SM'boumba Cedric Madianga { 398d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 399d8b46839SM'boumba Cedric Madianga u32 flags, dma_isr; 400d8b46839SM'boumba Cedric Madianga 401d8b46839SM'boumba Cedric Madianga /* 402d8b46839SM'boumba Cedric Madianga * Read "flags" from DMA_xISR register corresponding to the selected 403d8b46839SM'boumba Cedric Madianga * DMA channel at the correct bit offset inside that register. 404d8b46839SM'boumba Cedric Madianga * 405d8b46839SM'boumba Cedric Madianga * If (ch % 4) is 2 or 3, left shift the mask by 16 bits. 406d8b46839SM'boumba Cedric Madianga * If (ch % 4) is 1 or 3, additionally left shift the mask by 6 bits. 407d8b46839SM'boumba Cedric Madianga */ 408d8b46839SM'boumba Cedric Madianga 409d8b46839SM'boumba Cedric Madianga if (chan->id & 4) 410d8b46839SM'boumba Cedric Madianga dma_isr = stm32_dma_read(dmadev, STM32_DMA_HISR); 411d8b46839SM'boumba Cedric Madianga else 412d8b46839SM'boumba Cedric Madianga dma_isr = stm32_dma_read(dmadev, STM32_DMA_LISR); 413d8b46839SM'boumba Cedric Madianga 414d8b46839SM'boumba Cedric Madianga flags = dma_isr >> (((chan->id & 2) << 3) | ((chan->id & 1) * 6)); 415d8b46839SM'boumba Cedric Madianga 4169df3bd55SPierre Yves MORDRET return flags & STM32_DMA_MASKI; 417d8b46839SM'boumba Cedric Madianga } 418d8b46839SM'boumba Cedric Madianga 419d8b46839SM'boumba Cedric Madianga static void stm32_dma_irq_clear(struct stm32_dma_chan *chan, u32 flags) 420d8b46839SM'boumba Cedric Madianga { 421d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 422d8b46839SM'boumba Cedric Madianga u32 dma_ifcr; 423d8b46839SM'boumba Cedric Madianga 424d8b46839SM'boumba Cedric Madianga /* 425d8b46839SM'boumba Cedric Madianga * Write "flags" to the DMA_xIFCR register corresponding to the selected 426d8b46839SM'boumba Cedric Madianga * DMA channel at the correct bit offset inside that register. 427d8b46839SM'boumba Cedric Madianga * 428d8b46839SM'boumba Cedric Madianga * If (ch % 4) is 2 or 3, left shift the mask by 16 bits. 429d8b46839SM'boumba Cedric Madianga * If (ch % 4) is 1 or 3, additionally left shift the mask by 6 bits. 430d8b46839SM'boumba Cedric Madianga */ 4319df3bd55SPierre Yves MORDRET flags &= STM32_DMA_MASKI; 432d8b46839SM'boumba Cedric Madianga dma_ifcr = flags << (((chan->id & 2) << 3) | ((chan->id & 1) * 6)); 433d8b46839SM'boumba Cedric Madianga 434d8b46839SM'boumba Cedric Madianga if (chan->id & 4) 435d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_HIFCR, dma_ifcr); 436d8b46839SM'boumba Cedric Madianga else 437d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_LIFCR, dma_ifcr); 438d8b46839SM'boumba Cedric Madianga } 439d8b46839SM'boumba Cedric Madianga 440d8b46839SM'boumba Cedric Madianga static int stm32_dma_disable_chan(struct stm32_dma_chan *chan) 441d8b46839SM'boumba Cedric Madianga { 442d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 443409ffc4dSAmelie Delaunay u32 dma_scr, id, reg; 444d8b46839SM'boumba Cedric Madianga 445d8b46839SM'boumba Cedric Madianga id = chan->id; 446409ffc4dSAmelie Delaunay reg = STM32_DMA_SCR(id); 447409ffc4dSAmelie Delaunay dma_scr = stm32_dma_read(dmadev, reg); 448d8b46839SM'boumba Cedric Madianga 449d8b46839SM'boumba Cedric Madianga if (dma_scr & STM32_DMA_SCR_EN) { 450d8b46839SM'boumba Cedric Madianga dma_scr &= ~STM32_DMA_SCR_EN; 451409ffc4dSAmelie Delaunay stm32_dma_write(dmadev, reg, dma_scr); 452d8b46839SM'boumba Cedric Madianga 453409ffc4dSAmelie Delaunay return readl_relaxed_poll_timeout_atomic(dmadev->base + reg, 454409ffc4dSAmelie Delaunay dma_scr, !(dma_scr & STM32_DMA_SCR_EN), 455409ffc4dSAmelie Delaunay 10, 1000000); 456d8b46839SM'boumba Cedric Madianga } 457d8b46839SM'boumba Cedric Madianga 458d8b46839SM'boumba Cedric Madianga return 0; 459d8b46839SM'boumba Cedric Madianga } 460d8b46839SM'boumba Cedric Madianga 461d8b46839SM'boumba Cedric Madianga static void stm32_dma_stop(struct stm32_dma_chan *chan) 462d8b46839SM'boumba Cedric Madianga { 463d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 464d8b46839SM'boumba Cedric Madianga u32 dma_scr, dma_sfcr, status; 465d8b46839SM'boumba Cedric Madianga int ret; 466d8b46839SM'boumba Cedric Madianga 467d8b46839SM'boumba Cedric Madianga /* Disable interrupts */ 468d8b46839SM'boumba Cedric Madianga dma_scr = stm32_dma_read(dmadev, STM32_DMA_SCR(chan->id)); 469d8b46839SM'boumba Cedric Madianga dma_scr &= ~STM32_DMA_SCR_IRQ_MASK; 470d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SCR(chan->id), dma_scr); 471d8b46839SM'boumba Cedric Madianga dma_sfcr = stm32_dma_read(dmadev, STM32_DMA_SFCR(chan->id)); 472d8b46839SM'boumba Cedric Madianga dma_sfcr &= ~STM32_DMA_SFCR_FEIE; 473d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SFCR(chan->id), dma_sfcr); 474d8b46839SM'boumba Cedric Madianga 475d8b46839SM'boumba Cedric Madianga /* Disable DMA */ 476d8b46839SM'boumba Cedric Madianga ret = stm32_dma_disable_chan(chan); 477d8b46839SM'boumba Cedric Madianga if (ret < 0) 478d8b46839SM'boumba Cedric Madianga return; 479d8b46839SM'boumba Cedric Madianga 480d8b46839SM'boumba Cedric Madianga /* Clear interrupt status if it is there */ 481d8b46839SM'boumba Cedric Madianga status = stm32_dma_irq_status(chan); 482d8b46839SM'boumba Cedric Madianga if (status) { 483d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "%s(): clearing interrupt: 0x%08x\n", 484d8b46839SM'boumba Cedric Madianga __func__, status); 485d8b46839SM'boumba Cedric Madianga stm32_dma_irq_clear(chan, status); 486d8b46839SM'boumba Cedric Madianga } 487d8b46839SM'boumba Cedric Madianga 488d8b46839SM'boumba Cedric Madianga chan->busy = false; 489d8b46839SM'boumba Cedric Madianga } 490d8b46839SM'boumba Cedric Madianga 491d8b46839SM'boumba Cedric Madianga static int stm32_dma_terminate_all(struct dma_chan *c) 492d8b46839SM'boumba Cedric Madianga { 493d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 494d8b46839SM'boumba Cedric Madianga unsigned long flags; 495d8b46839SM'boumba Cedric Madianga LIST_HEAD(head); 496d8b46839SM'boumba Cedric Madianga 497d8b46839SM'boumba Cedric Madianga spin_lock_irqsave(&chan->vchan.lock, flags); 498d8b46839SM'boumba Cedric Madianga 499d80cbef3SAmelie Delaunay if (chan->desc) { 500d80cbef3SAmelie Delaunay vchan_terminate_vdesc(&chan->desc->vdesc); 501d80cbef3SAmelie Delaunay if (chan->busy) 502d8b46839SM'boumba Cedric Madianga stm32_dma_stop(chan); 503d8b46839SM'boumba Cedric Madianga chan->desc = NULL; 504d8b46839SM'boumba Cedric Madianga } 505d8b46839SM'boumba Cedric Madianga 506d8b46839SM'boumba Cedric Madianga vchan_get_all_descriptors(&chan->vchan, &head); 507d8b46839SM'boumba Cedric Madianga spin_unlock_irqrestore(&chan->vchan.lock, flags); 508d8b46839SM'boumba Cedric Madianga vchan_dma_desc_free_list(&chan->vchan, &head); 509d8b46839SM'boumba Cedric Madianga 510d8b46839SM'boumba Cedric Madianga return 0; 511d8b46839SM'boumba Cedric Madianga } 512d8b46839SM'boumba Cedric Madianga 513dc808675SM'boumba Cedric Madianga static void stm32_dma_synchronize(struct dma_chan *c) 514dc808675SM'boumba Cedric Madianga { 515dc808675SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 516dc808675SM'boumba Cedric Madianga 517dc808675SM'boumba Cedric Madianga vchan_synchronize(&chan->vchan); 518dc808675SM'boumba Cedric Madianga } 519dc808675SM'boumba Cedric Madianga 520d8b46839SM'boumba Cedric Madianga static void stm32_dma_dump_reg(struct stm32_dma_chan *chan) 521d8b46839SM'boumba Cedric Madianga { 522d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 523d8b46839SM'boumba Cedric Madianga u32 scr = stm32_dma_read(dmadev, STM32_DMA_SCR(chan->id)); 524d8b46839SM'boumba Cedric Madianga u32 ndtr = stm32_dma_read(dmadev, STM32_DMA_SNDTR(chan->id)); 525d8b46839SM'boumba Cedric Madianga u32 spar = stm32_dma_read(dmadev, STM32_DMA_SPAR(chan->id)); 526d8b46839SM'boumba Cedric Madianga u32 sm0ar = stm32_dma_read(dmadev, STM32_DMA_SM0AR(chan->id)); 527d8b46839SM'boumba Cedric Madianga u32 sm1ar = stm32_dma_read(dmadev, STM32_DMA_SM1AR(chan->id)); 528d8b46839SM'boumba Cedric Madianga u32 sfcr = stm32_dma_read(dmadev, STM32_DMA_SFCR(chan->id)); 529d8b46839SM'boumba Cedric Madianga 530d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "SCR: 0x%08x\n", scr); 531d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "NDTR: 0x%08x\n", ndtr); 532d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "SPAR: 0x%08x\n", spar); 533d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "SM0AR: 0x%08x\n", sm0ar); 534d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "SM1AR: 0x%08x\n", sm1ar); 535d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "SFCR: 0x%08x\n", sfcr); 536d8b46839SM'boumba Cedric Madianga } 537d8b46839SM'boumba Cedric Madianga 538e57cb3b3SPierre Yves MORDRET static void stm32_dma_configure_next_sg(struct stm32_dma_chan *chan); 539e57cb3b3SPierre Yves MORDRET 5408d1b76f0SM'boumba Cedric Madianga static void stm32_dma_start_transfer(struct stm32_dma_chan *chan) 541d8b46839SM'boumba Cedric Madianga { 542d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 543d8b46839SM'boumba Cedric Madianga struct virt_dma_desc *vdesc; 544d8b46839SM'boumba Cedric Madianga struct stm32_dma_sg_req *sg_req; 545d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan_reg *reg; 546d8b46839SM'boumba Cedric Madianga u32 status; 547d8b46839SM'boumba Cedric Madianga int ret; 548d8b46839SM'boumba Cedric Madianga 549d8b46839SM'boumba Cedric Madianga ret = stm32_dma_disable_chan(chan); 550d8b46839SM'boumba Cedric Madianga if (ret < 0) 5518d1b76f0SM'boumba Cedric Madianga return; 552d8b46839SM'boumba Cedric Madianga 553d8b46839SM'boumba Cedric Madianga if (!chan->desc) { 554d8b46839SM'boumba Cedric Madianga vdesc = vchan_next_desc(&chan->vchan); 555d8b46839SM'boumba Cedric Madianga if (!vdesc) 5568d1b76f0SM'boumba Cedric Madianga return; 557d8b46839SM'boumba Cedric Madianga 558d80cbef3SAmelie Delaunay list_del(&vdesc->node); 559d80cbef3SAmelie Delaunay 560d8b46839SM'boumba Cedric Madianga chan->desc = to_stm32_dma_desc(vdesc); 561d8b46839SM'boumba Cedric Madianga chan->next_sg = 0; 562d8b46839SM'boumba Cedric Madianga } 563d8b46839SM'boumba Cedric Madianga 564d8b46839SM'boumba Cedric Madianga if (chan->next_sg == chan->desc->num_sgs) 565d8b46839SM'boumba Cedric Madianga chan->next_sg = 0; 566d8b46839SM'boumba Cedric Madianga 567d8b46839SM'boumba Cedric Madianga sg_req = &chan->desc->sg_req[chan->next_sg]; 568d8b46839SM'boumba Cedric Madianga reg = &sg_req->chan_reg; 569d8b46839SM'boumba Cedric Madianga 57022a0bb29SPierre-Yves MORDRET reg->dma_scr &= ~STM32_DMA_SCR_EN; 571d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SCR(chan->id), reg->dma_scr); 572d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SPAR(chan->id), reg->dma_spar); 573d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SM0AR(chan->id), reg->dma_sm0ar); 574d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SFCR(chan->id), reg->dma_sfcr); 575d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SM1AR(chan->id), reg->dma_sm1ar); 576d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SNDTR(chan->id), reg->dma_sndtr); 577d8b46839SM'boumba Cedric Madianga 578d8b46839SM'boumba Cedric Madianga chan->next_sg++; 579d8b46839SM'boumba Cedric Madianga 580d8b46839SM'boumba Cedric Madianga /* Clear interrupt status if it is there */ 581d8b46839SM'boumba Cedric Madianga status = stm32_dma_irq_status(chan); 582d8b46839SM'boumba Cedric Madianga if (status) 583d8b46839SM'boumba Cedric Madianga stm32_dma_irq_clear(chan, status); 584d8b46839SM'boumba Cedric Madianga 585e57cb3b3SPierre Yves MORDRET if (chan->desc->cyclic) 586e57cb3b3SPierre Yves MORDRET stm32_dma_configure_next_sg(chan); 587e57cb3b3SPierre Yves MORDRET 588d8b46839SM'boumba Cedric Madianga stm32_dma_dump_reg(chan); 589d8b46839SM'boumba Cedric Madianga 590d8b46839SM'boumba Cedric Madianga /* Start DMA */ 591d8b46839SM'boumba Cedric Madianga reg->dma_scr |= STM32_DMA_SCR_EN; 592d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SCR(chan->id), reg->dma_scr); 593d8b46839SM'boumba Cedric Madianga 594d8b46839SM'boumba Cedric Madianga chan->busy = true; 595d8b46839SM'boumba Cedric Madianga 59690ec93cbSBenjamin Gaignard dev_dbg(chan2dev(chan), "vchan %pK: started\n", &chan->vchan); 597d8b46839SM'boumba Cedric Madianga } 598d8b46839SM'boumba Cedric Madianga 599d8b46839SM'boumba Cedric Madianga static void stm32_dma_configure_next_sg(struct stm32_dma_chan *chan) 600d8b46839SM'boumba Cedric Madianga { 601d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 602d8b46839SM'boumba Cedric Madianga struct stm32_dma_sg_req *sg_req; 603d8b46839SM'boumba Cedric Madianga u32 dma_scr, dma_sm0ar, dma_sm1ar, id; 604d8b46839SM'boumba Cedric Madianga 605d8b46839SM'boumba Cedric Madianga id = chan->id; 606d8b46839SM'boumba Cedric Madianga dma_scr = stm32_dma_read(dmadev, STM32_DMA_SCR(id)); 607d8b46839SM'boumba Cedric Madianga 608d8b46839SM'boumba Cedric Madianga if (dma_scr & STM32_DMA_SCR_DBM) { 609d8b46839SM'boumba Cedric Madianga if (chan->next_sg == chan->desc->num_sgs) 610d8b46839SM'boumba Cedric Madianga chan->next_sg = 0; 611d8b46839SM'boumba Cedric Madianga 612d8b46839SM'boumba Cedric Madianga sg_req = &chan->desc->sg_req[chan->next_sg]; 613d8b46839SM'boumba Cedric Madianga 614d8b46839SM'boumba Cedric Madianga if (dma_scr & STM32_DMA_SCR_CT) { 615d8b46839SM'boumba Cedric Madianga dma_sm0ar = sg_req->chan_reg.dma_sm0ar; 616d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SM0AR(id), dma_sm0ar); 617d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "CT=1 <=> SM0AR: 0x%08x\n", 618d8b46839SM'boumba Cedric Madianga stm32_dma_read(dmadev, STM32_DMA_SM0AR(id))); 619d8b46839SM'boumba Cedric Madianga } else { 620d8b46839SM'boumba Cedric Madianga dma_sm1ar = sg_req->chan_reg.dma_sm1ar; 621d8b46839SM'boumba Cedric Madianga stm32_dma_write(dmadev, STM32_DMA_SM1AR(id), dma_sm1ar); 622d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "CT=0 <=> SM1AR: 0x%08x\n", 623d8b46839SM'boumba Cedric Madianga stm32_dma_read(dmadev, STM32_DMA_SM1AR(id))); 624d8b46839SM'boumba Cedric Madianga } 625d8b46839SM'boumba Cedric Madianga } 626d8b46839SM'boumba Cedric Madianga } 627d8b46839SM'boumba Cedric Madianga 628d8b46839SM'boumba Cedric Madianga static void stm32_dma_handle_chan_done(struct stm32_dma_chan *chan) 629d8b46839SM'boumba Cedric Madianga { 630d8b46839SM'boumba Cedric Madianga if (chan->desc) { 631d8b46839SM'boumba Cedric Madianga if (chan->desc->cyclic) { 632d8b46839SM'boumba Cedric Madianga vchan_cyclic_callback(&chan->desc->vdesc); 6332b12c558SM'boumba Cedric Madianga chan->next_sg++; 634d8b46839SM'boumba Cedric Madianga stm32_dma_configure_next_sg(chan); 635d8b46839SM'boumba Cedric Madianga } else { 636d8b46839SM'boumba Cedric Madianga chan->busy = false; 637d8b46839SM'boumba Cedric Madianga if (chan->next_sg == chan->desc->num_sgs) { 638d8b46839SM'boumba Cedric Madianga vchan_cookie_complete(&chan->desc->vdesc); 639d8b46839SM'boumba Cedric Madianga chan->desc = NULL; 640d8b46839SM'boumba Cedric Madianga } 641d8b46839SM'boumba Cedric Madianga stm32_dma_start_transfer(chan); 642d8b46839SM'boumba Cedric Madianga } 643d8b46839SM'boumba Cedric Madianga } 644d8b46839SM'boumba Cedric Madianga } 645d8b46839SM'boumba Cedric Madianga 646d8b46839SM'boumba Cedric Madianga static irqreturn_t stm32_dma_chan_irq(int irq, void *devid) 647d8b46839SM'boumba Cedric Madianga { 648d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = devid; 649d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 650ca4c72c0SPierre-Yves MORDRET u32 status, scr, sfcr; 651d8b46839SM'boumba Cedric Madianga 652d8b46839SM'boumba Cedric Madianga spin_lock(&chan->vchan.lock); 653d8b46839SM'boumba Cedric Madianga 654d8b46839SM'boumba Cedric Madianga status = stm32_dma_irq_status(chan); 655d8b46839SM'boumba Cedric Madianga scr = stm32_dma_read(dmadev, STM32_DMA_SCR(chan->id)); 656ca4c72c0SPierre-Yves MORDRET sfcr = stm32_dma_read(dmadev, STM32_DMA_SFCR(chan->id)); 657d8b46839SM'boumba Cedric Madianga 658c2d86b1cSPierre Yves MORDRET if (status & STM32_DMA_FEI) { 659c2d86b1cSPierre Yves MORDRET stm32_dma_irq_clear(chan, STM32_DMA_FEI); 660c2d86b1cSPierre Yves MORDRET status &= ~STM32_DMA_FEI; 661ca4c72c0SPierre-Yves MORDRET if (sfcr & STM32_DMA_SFCR_FEIE) { 662a44d9d72SAmelie Delaunay if (!(scr & STM32_DMA_SCR_EN) && 663a44d9d72SAmelie Delaunay !(status & STM32_DMA_TCI)) 664c2d86b1cSPierre Yves MORDRET dev_err(chan2dev(chan), "FIFO Error\n"); 665c2d86b1cSPierre Yves MORDRET else 666c2d86b1cSPierre Yves MORDRET dev_dbg(chan2dev(chan), "FIFO over/underrun\n"); 667c2d86b1cSPierre Yves MORDRET } 668ca4c72c0SPierre-Yves MORDRET } 669955b1766SAmelie Delaunay if (status & STM32_DMA_DMEI) { 670955b1766SAmelie Delaunay stm32_dma_irq_clear(chan, STM32_DMA_DMEI); 671955b1766SAmelie Delaunay status &= ~STM32_DMA_DMEI; 672955b1766SAmelie Delaunay if (sfcr & STM32_DMA_SCR_DMEIE) 673955b1766SAmelie Delaunay dev_dbg(chan2dev(chan), "Direct mode overrun\n"); 674955b1766SAmelie Delaunay } 675a44d9d72SAmelie Delaunay 676a44d9d72SAmelie Delaunay if (status & STM32_DMA_TCI) { 677a44d9d72SAmelie Delaunay stm32_dma_irq_clear(chan, STM32_DMA_TCI); 678a44d9d72SAmelie Delaunay if (scr & STM32_DMA_SCR_TCIE) 679a44d9d72SAmelie Delaunay stm32_dma_handle_chan_done(chan); 680a44d9d72SAmelie Delaunay status &= ~STM32_DMA_TCI; 681a44d9d72SAmelie Delaunay } 682a44d9d72SAmelie Delaunay 683a44d9d72SAmelie Delaunay if (status & STM32_DMA_HTI) { 684a44d9d72SAmelie Delaunay stm32_dma_irq_clear(chan, STM32_DMA_HTI); 685a44d9d72SAmelie Delaunay status &= ~STM32_DMA_HTI; 686a44d9d72SAmelie Delaunay } 687a44d9d72SAmelie Delaunay 688c2d86b1cSPierre Yves MORDRET if (status) { 689d8b46839SM'boumba Cedric Madianga stm32_dma_irq_clear(chan, status); 690d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "DMA error: status=0x%08x\n", status); 691c2d86b1cSPierre Yves MORDRET if (!(scr & STM32_DMA_SCR_EN)) 692c2d86b1cSPierre Yves MORDRET dev_err(chan2dev(chan), "chan disabled by HW\n"); 693d8b46839SM'boumba Cedric Madianga } 694d8b46839SM'boumba Cedric Madianga 695d8b46839SM'boumba Cedric Madianga spin_unlock(&chan->vchan.lock); 696d8b46839SM'boumba Cedric Madianga 697d8b46839SM'boumba Cedric Madianga return IRQ_HANDLED; 698d8b46839SM'boumba Cedric Madianga } 699d8b46839SM'boumba Cedric Madianga 700d8b46839SM'boumba Cedric Madianga static void stm32_dma_issue_pending(struct dma_chan *c) 701d8b46839SM'boumba Cedric Madianga { 702d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 703d8b46839SM'boumba Cedric Madianga unsigned long flags; 704d8b46839SM'boumba Cedric Madianga 705d8b46839SM'boumba Cedric Madianga spin_lock_irqsave(&chan->vchan.lock, flags); 7068d1b76f0SM'boumba Cedric Madianga if (vchan_issue_pending(&chan->vchan) && !chan->desc && !chan->busy) { 70790ec93cbSBenjamin Gaignard dev_dbg(chan2dev(chan), "vchan %pK: issued\n", &chan->vchan); 7088d1b76f0SM'boumba Cedric Madianga stm32_dma_start_transfer(chan); 709e57cb3b3SPierre Yves MORDRET 710d8b46839SM'boumba Cedric Madianga } 711d8b46839SM'boumba Cedric Madianga spin_unlock_irqrestore(&chan->vchan.lock, flags); 712d8b46839SM'boumba Cedric Madianga } 713d8b46839SM'boumba Cedric Madianga 714d8b46839SM'boumba Cedric Madianga static int stm32_dma_set_xfer_param(struct stm32_dma_chan *chan, 715d8b46839SM'boumba Cedric Madianga enum dma_transfer_direction direction, 716a2b6103bSPierre Yves MORDRET enum dma_slave_buswidth *buswidth, 717e0ebdbdcSAmelie Delaunay u32 buf_len, dma_addr_t buf_addr) 718d8b46839SM'boumba Cedric Madianga { 719d8b46839SM'boumba Cedric Madianga enum dma_slave_buswidth src_addr_width, dst_addr_width; 720d8b46839SM'boumba Cedric Madianga int src_bus_width, dst_bus_width; 721d8b46839SM'boumba Cedric Madianga int src_burst_size, dst_burst_size; 722a2b6103bSPierre Yves MORDRET u32 src_maxburst, dst_maxburst, src_best_burst, dst_best_burst; 723955b1766SAmelie Delaunay u32 dma_scr, fifoth; 724d8b46839SM'boumba Cedric Madianga 725d8b46839SM'boumba Cedric Madianga src_addr_width = chan->dma_sconfig.src_addr_width; 726d8b46839SM'boumba Cedric Madianga dst_addr_width = chan->dma_sconfig.dst_addr_width; 727d8b46839SM'boumba Cedric Madianga src_maxburst = chan->dma_sconfig.src_maxburst; 728d8b46839SM'boumba Cedric Madianga dst_maxburst = chan->dma_sconfig.dst_maxburst; 729955b1766SAmelie Delaunay fifoth = chan->threshold; 730d8b46839SM'boumba Cedric Madianga 731d8b46839SM'boumba Cedric Madianga switch (direction) { 732d8b46839SM'boumba Cedric Madianga case DMA_MEM_TO_DEV: 733a2b6103bSPierre Yves MORDRET /* Set device data size */ 734d8b46839SM'boumba Cedric Madianga dst_bus_width = stm32_dma_get_width(chan, dst_addr_width); 735d8b46839SM'boumba Cedric Madianga if (dst_bus_width < 0) 736d8b46839SM'boumba Cedric Madianga return dst_bus_width; 737d8b46839SM'boumba Cedric Madianga 738a2b6103bSPierre Yves MORDRET /* Set device burst size */ 739a2b6103bSPierre Yves MORDRET dst_best_burst = stm32_dma_get_best_burst(buf_len, 740a2b6103bSPierre Yves MORDRET dst_maxburst, 741955b1766SAmelie Delaunay fifoth, 742a2b6103bSPierre Yves MORDRET dst_addr_width); 743a2b6103bSPierre Yves MORDRET 744a2b6103bSPierre Yves MORDRET dst_burst_size = stm32_dma_get_burst(chan, dst_best_burst); 745d8b46839SM'boumba Cedric Madianga if (dst_burst_size < 0) 746d8b46839SM'boumba Cedric Madianga return dst_burst_size; 747d8b46839SM'boumba Cedric Madianga 748a2b6103bSPierre Yves MORDRET /* Set memory data size */ 749e0ebdbdcSAmelie Delaunay src_addr_width = stm32_dma_get_max_width(buf_len, buf_addr, 750e0ebdbdcSAmelie Delaunay fifoth); 751a2b6103bSPierre Yves MORDRET chan->mem_width = src_addr_width; 752d8b46839SM'boumba Cedric Madianga src_bus_width = stm32_dma_get_width(chan, src_addr_width); 753d8b46839SM'boumba Cedric Madianga if (src_bus_width < 0) 754d8b46839SM'boumba Cedric Madianga return src_bus_width; 755d8b46839SM'boumba Cedric Madianga 756a2b6103bSPierre Yves MORDRET /* Set memory burst size */ 757a2b6103bSPierre Yves MORDRET src_maxburst = STM32_DMA_MAX_BURST; 758a2b6103bSPierre Yves MORDRET src_best_burst = stm32_dma_get_best_burst(buf_len, 759a2b6103bSPierre Yves MORDRET src_maxburst, 760955b1766SAmelie Delaunay fifoth, 761a2b6103bSPierre Yves MORDRET src_addr_width); 762a2b6103bSPierre Yves MORDRET src_burst_size = stm32_dma_get_burst(chan, src_best_burst); 763d8b46839SM'boumba Cedric Madianga if (src_burst_size < 0) 764d8b46839SM'boumba Cedric Madianga return src_burst_size; 765d8b46839SM'boumba Cedric Madianga 766d8b46839SM'boumba Cedric Madianga dma_scr = STM32_DMA_SCR_DIR(STM32_DMA_MEM_TO_DEV) | 767d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PSIZE(dst_bus_width) | 768d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_MSIZE(src_bus_width) | 769d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PBURST(dst_burst_size) | 770d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_MBURST(src_burst_size); 771d8b46839SM'boumba Cedric Madianga 772a2b6103bSPierre Yves MORDRET /* Set FIFO threshold */ 773a2b6103bSPierre Yves MORDRET chan->chan_reg.dma_sfcr &= ~STM32_DMA_SFCR_FTH_MASK; 774955b1766SAmelie Delaunay if (fifoth != STM32_DMA_FIFO_THRESHOLD_NONE) 775955b1766SAmelie Delaunay chan->chan_reg.dma_sfcr |= STM32_DMA_SFCR_FTH(fifoth); 776a2b6103bSPierre Yves MORDRET 777a2b6103bSPierre Yves MORDRET /* Set peripheral address */ 778d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_spar = chan->dma_sconfig.dst_addr; 779d8b46839SM'boumba Cedric Madianga *buswidth = dst_addr_width; 780d8b46839SM'boumba Cedric Madianga break; 781d8b46839SM'boumba Cedric Madianga 782d8b46839SM'boumba Cedric Madianga case DMA_DEV_TO_MEM: 783a2b6103bSPierre Yves MORDRET /* Set device data size */ 784d8b46839SM'boumba Cedric Madianga src_bus_width = stm32_dma_get_width(chan, src_addr_width); 785d8b46839SM'boumba Cedric Madianga if (src_bus_width < 0) 786d8b46839SM'boumba Cedric Madianga return src_bus_width; 787d8b46839SM'boumba Cedric Madianga 788a2b6103bSPierre Yves MORDRET /* Set device burst size */ 789a2b6103bSPierre Yves MORDRET src_best_burst = stm32_dma_get_best_burst(buf_len, 790a2b6103bSPierre Yves MORDRET src_maxburst, 791955b1766SAmelie Delaunay fifoth, 792a2b6103bSPierre Yves MORDRET src_addr_width); 793a2b6103bSPierre Yves MORDRET chan->mem_burst = src_best_burst; 794a2b6103bSPierre Yves MORDRET src_burst_size = stm32_dma_get_burst(chan, src_best_burst); 795d8b46839SM'boumba Cedric Madianga if (src_burst_size < 0) 796d8b46839SM'boumba Cedric Madianga return src_burst_size; 797d8b46839SM'boumba Cedric Madianga 798a2b6103bSPierre Yves MORDRET /* Set memory data size */ 799e0ebdbdcSAmelie Delaunay dst_addr_width = stm32_dma_get_max_width(buf_len, buf_addr, 800e0ebdbdcSAmelie Delaunay fifoth); 801a2b6103bSPierre Yves MORDRET chan->mem_width = dst_addr_width; 802d8b46839SM'boumba Cedric Madianga dst_bus_width = stm32_dma_get_width(chan, dst_addr_width); 803d8b46839SM'boumba Cedric Madianga if (dst_bus_width < 0) 804d8b46839SM'boumba Cedric Madianga return dst_bus_width; 805d8b46839SM'boumba Cedric Madianga 806a2b6103bSPierre Yves MORDRET /* Set memory burst size */ 807a2b6103bSPierre Yves MORDRET dst_maxburst = STM32_DMA_MAX_BURST; 808a2b6103bSPierre Yves MORDRET dst_best_burst = stm32_dma_get_best_burst(buf_len, 809a2b6103bSPierre Yves MORDRET dst_maxburst, 810955b1766SAmelie Delaunay fifoth, 811a2b6103bSPierre Yves MORDRET dst_addr_width); 812a2b6103bSPierre Yves MORDRET chan->mem_burst = dst_best_burst; 813a2b6103bSPierre Yves MORDRET dst_burst_size = stm32_dma_get_burst(chan, dst_best_burst); 814d8b46839SM'boumba Cedric Madianga if (dst_burst_size < 0) 815d8b46839SM'boumba Cedric Madianga return dst_burst_size; 816d8b46839SM'boumba Cedric Madianga 817d8b46839SM'boumba Cedric Madianga dma_scr = STM32_DMA_SCR_DIR(STM32_DMA_DEV_TO_MEM) | 818d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PSIZE(src_bus_width) | 819d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_MSIZE(dst_bus_width) | 820d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PBURST(src_burst_size) | 821d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_MBURST(dst_burst_size); 822d8b46839SM'boumba Cedric Madianga 823a2b6103bSPierre Yves MORDRET /* Set FIFO threshold */ 824a2b6103bSPierre Yves MORDRET chan->chan_reg.dma_sfcr &= ~STM32_DMA_SFCR_FTH_MASK; 825955b1766SAmelie Delaunay if (fifoth != STM32_DMA_FIFO_THRESHOLD_NONE) 826955b1766SAmelie Delaunay chan->chan_reg.dma_sfcr |= STM32_DMA_SFCR_FTH(fifoth); 827a2b6103bSPierre Yves MORDRET 828a2b6103bSPierre Yves MORDRET /* Set peripheral address */ 829d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_spar = chan->dma_sconfig.src_addr; 830d8b46839SM'boumba Cedric Madianga *buswidth = chan->dma_sconfig.src_addr_width; 831d8b46839SM'boumba Cedric Madianga break; 832d8b46839SM'boumba Cedric Madianga 833d8b46839SM'boumba Cedric Madianga default: 834d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Dma direction is not supported\n"); 835d8b46839SM'boumba Cedric Madianga return -EINVAL; 836d8b46839SM'boumba Cedric Madianga } 837d8b46839SM'boumba Cedric Madianga 838a2b6103bSPierre Yves MORDRET stm32_dma_set_fifo_config(chan, src_best_burst, dst_best_burst); 839d8b46839SM'boumba Cedric Madianga 840a2b6103bSPierre Yves MORDRET /* Set DMA control register */ 841d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr &= ~(STM32_DMA_SCR_DIR_MASK | 842d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PSIZE_MASK | STM32_DMA_SCR_MSIZE_MASK | 843d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PBURST_MASK | STM32_DMA_SCR_MBURST_MASK); 844d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= dma_scr; 845d8b46839SM'boumba Cedric Madianga 846d8b46839SM'boumba Cedric Madianga return 0; 847d8b46839SM'boumba Cedric Madianga } 848d8b46839SM'boumba Cedric Madianga 849d8b46839SM'boumba Cedric Madianga static void stm32_dma_clear_reg(struct stm32_dma_chan_reg *regs) 850d8b46839SM'boumba Cedric Madianga { 851d8b46839SM'boumba Cedric Madianga memset(regs, 0, sizeof(struct stm32_dma_chan_reg)); 852d8b46839SM'boumba Cedric Madianga } 853d8b46839SM'boumba Cedric Madianga 854d8b46839SM'boumba Cedric Madianga static struct dma_async_tx_descriptor *stm32_dma_prep_slave_sg( 855d8b46839SM'boumba Cedric Madianga struct dma_chan *c, struct scatterlist *sgl, 856d8b46839SM'boumba Cedric Madianga u32 sg_len, enum dma_transfer_direction direction, 857d8b46839SM'boumba Cedric Madianga unsigned long flags, void *context) 858d8b46839SM'boumba Cedric Madianga { 859d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 860d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc *desc; 861d8b46839SM'boumba Cedric Madianga struct scatterlist *sg; 862d8b46839SM'boumba Cedric Madianga enum dma_slave_buswidth buswidth; 863d8b46839SM'boumba Cedric Madianga u32 nb_data_items; 864d8b46839SM'boumba Cedric Madianga int i, ret; 865d8b46839SM'boumba Cedric Madianga 866d8b46839SM'boumba Cedric Madianga if (!chan->config_init) { 867d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "dma channel is not configured\n"); 868d8b46839SM'boumba Cedric Madianga return NULL; 869d8b46839SM'boumba Cedric Madianga } 870d8b46839SM'boumba Cedric Madianga 871d8b46839SM'boumba Cedric Madianga if (sg_len < 1) { 872d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Invalid segment length %d\n", sg_len); 873d8b46839SM'boumba Cedric Madianga return NULL; 874d8b46839SM'boumba Cedric Madianga } 875d8b46839SM'boumba Cedric Madianga 876402096cbSGustavo A. R. Silva desc = kzalloc(struct_size(desc, sg_req, sg_len), GFP_NOWAIT); 877d8b46839SM'boumba Cedric Madianga if (!desc) 878d8b46839SM'boumba Cedric Madianga return NULL; 879d8b46839SM'boumba Cedric Madianga 880d8b46839SM'boumba Cedric Madianga /* Set peripheral flow controller */ 881d8b46839SM'boumba Cedric Madianga if (chan->dma_sconfig.device_fc) 882d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_PFCTRL; 883d8b46839SM'boumba Cedric Madianga else 884d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr &= ~STM32_DMA_SCR_PFCTRL; 885d8b46839SM'boumba Cedric Madianga 886d8b46839SM'boumba Cedric Madianga for_each_sg(sgl, sg, sg_len, i) { 887a2b6103bSPierre Yves MORDRET ret = stm32_dma_set_xfer_param(chan, direction, &buswidth, 888e0ebdbdcSAmelie Delaunay sg_dma_len(sg), 889e0ebdbdcSAmelie Delaunay sg_dma_address(sg)); 890a2b6103bSPierre Yves MORDRET if (ret < 0) 891a2b6103bSPierre Yves MORDRET goto err; 892a2b6103bSPierre Yves MORDRET 893d8b46839SM'boumba Cedric Madianga desc->sg_req[i].len = sg_dma_len(sg); 894d8b46839SM'boumba Cedric Madianga 895d8b46839SM'boumba Cedric Madianga nb_data_items = desc->sg_req[i].len / buswidth; 89680a76952SPierre Yves MORDRET if (nb_data_items > STM32_DMA_ALIGNED_MAX_DATA_ITEMS) { 897d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "nb items not supported\n"); 898d8b46839SM'boumba Cedric Madianga goto err; 899d8b46839SM'boumba Cedric Madianga } 900d8b46839SM'boumba Cedric Madianga 901d8b46839SM'boumba Cedric Madianga stm32_dma_clear_reg(&desc->sg_req[i].chan_reg); 902d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_scr = chan->chan_reg.dma_scr; 903d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sfcr = chan->chan_reg.dma_sfcr; 904d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_spar = chan->chan_reg.dma_spar; 905d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sm0ar = sg_dma_address(sg); 906d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sm1ar = sg_dma_address(sg); 907d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sndtr = nb_data_items; 908d8b46839SM'boumba Cedric Madianga } 909d8b46839SM'boumba Cedric Madianga 910d8b46839SM'boumba Cedric Madianga desc->num_sgs = sg_len; 911d8b46839SM'boumba Cedric Madianga desc->cyclic = false; 912d8b46839SM'boumba Cedric Madianga 913d8b46839SM'boumba Cedric Madianga return vchan_tx_prep(&chan->vchan, &desc->vdesc, flags); 914d8b46839SM'boumba Cedric Madianga 915d8b46839SM'boumba Cedric Madianga err: 916d8b46839SM'boumba Cedric Madianga kfree(desc); 917d8b46839SM'boumba Cedric Madianga return NULL; 918d8b46839SM'boumba Cedric Madianga } 919d8b46839SM'boumba Cedric Madianga 920d8b46839SM'boumba Cedric Madianga static struct dma_async_tx_descriptor *stm32_dma_prep_dma_cyclic( 921d8b46839SM'boumba Cedric Madianga struct dma_chan *c, dma_addr_t buf_addr, size_t buf_len, 922d8b46839SM'boumba Cedric Madianga size_t period_len, enum dma_transfer_direction direction, 923d8b46839SM'boumba Cedric Madianga unsigned long flags) 924d8b46839SM'boumba Cedric Madianga { 925d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 926d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc *desc; 927d8b46839SM'boumba Cedric Madianga enum dma_slave_buswidth buswidth; 928d8b46839SM'boumba Cedric Madianga u32 num_periods, nb_data_items; 929d8b46839SM'boumba Cedric Madianga int i, ret; 930d8b46839SM'boumba Cedric Madianga 931d8b46839SM'boumba Cedric Madianga if (!buf_len || !period_len) { 932d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Invalid buffer/period len\n"); 933d8b46839SM'boumba Cedric Madianga return NULL; 934d8b46839SM'boumba Cedric Madianga } 935d8b46839SM'boumba Cedric Madianga 936d8b46839SM'boumba Cedric Madianga if (!chan->config_init) { 937d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "dma channel is not configured\n"); 938d8b46839SM'boumba Cedric Madianga return NULL; 939d8b46839SM'boumba Cedric Madianga } 940d8b46839SM'boumba Cedric Madianga 941d8b46839SM'boumba Cedric Madianga if (buf_len % period_len) { 942d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "buf_len not multiple of period_len\n"); 943d8b46839SM'boumba Cedric Madianga return NULL; 944d8b46839SM'boumba Cedric Madianga } 945d8b46839SM'boumba Cedric Madianga 946d8b46839SM'boumba Cedric Madianga /* 947d8b46839SM'boumba Cedric Madianga * We allow to take more number of requests till DMA is 948d8b46839SM'boumba Cedric Madianga * not started. The driver will loop over all requests. 949d8b46839SM'boumba Cedric Madianga * Once DMA is started then new requests can be queued only after 950d8b46839SM'boumba Cedric Madianga * terminating the DMA. 951d8b46839SM'boumba Cedric Madianga */ 952d8b46839SM'boumba Cedric Madianga if (chan->busy) { 953d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "Request not allowed when dma busy\n"); 954d8b46839SM'boumba Cedric Madianga return NULL; 955d8b46839SM'boumba Cedric Madianga } 956d8b46839SM'boumba Cedric Madianga 957e0ebdbdcSAmelie Delaunay ret = stm32_dma_set_xfer_param(chan, direction, &buswidth, period_len, 958e0ebdbdcSAmelie Delaunay buf_addr); 959d8b46839SM'boumba Cedric Madianga if (ret < 0) 960d8b46839SM'boumba Cedric Madianga return NULL; 961d8b46839SM'boumba Cedric Madianga 962d8b46839SM'boumba Cedric Madianga nb_data_items = period_len / buswidth; 96380a76952SPierre Yves MORDRET if (nb_data_items > STM32_DMA_ALIGNED_MAX_DATA_ITEMS) { 964d8b46839SM'boumba Cedric Madianga dev_err(chan2dev(chan), "number of items not supported\n"); 965d8b46839SM'boumba Cedric Madianga return NULL; 966d8b46839SM'boumba Cedric Madianga } 967d8b46839SM'boumba Cedric Madianga 968d8b46839SM'boumba Cedric Madianga /* Enable Circular mode or double buffer mode */ 969d8b46839SM'boumba Cedric Madianga if (buf_len == period_len) 970d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_CIRC; 971d8b46839SM'boumba Cedric Madianga else 972d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_DBM; 973d8b46839SM'boumba Cedric Madianga 974d8b46839SM'boumba Cedric Madianga /* Clear periph ctrl if client set it */ 975d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr &= ~STM32_DMA_SCR_PFCTRL; 976d8b46839SM'boumba Cedric Madianga 977d8b46839SM'boumba Cedric Madianga num_periods = buf_len / period_len; 978d8b46839SM'boumba Cedric Madianga 979402096cbSGustavo A. R. Silva desc = kzalloc(struct_size(desc, sg_req, num_periods), GFP_NOWAIT); 980d8b46839SM'boumba Cedric Madianga if (!desc) 981d8b46839SM'boumba Cedric Madianga return NULL; 982d8b46839SM'boumba Cedric Madianga 983d8b46839SM'boumba Cedric Madianga for (i = 0; i < num_periods; i++) { 984d8b46839SM'boumba Cedric Madianga desc->sg_req[i].len = period_len; 985d8b46839SM'boumba Cedric Madianga 986d8b46839SM'boumba Cedric Madianga stm32_dma_clear_reg(&desc->sg_req[i].chan_reg); 987d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_scr = chan->chan_reg.dma_scr; 988d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sfcr = chan->chan_reg.dma_sfcr; 989d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_spar = chan->chan_reg.dma_spar; 990d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sm0ar = buf_addr; 991d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sm1ar = buf_addr; 992d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sndtr = nb_data_items; 993d8b46839SM'boumba Cedric Madianga buf_addr += period_len; 994d8b46839SM'boumba Cedric Madianga } 995d8b46839SM'boumba Cedric Madianga 996d8b46839SM'boumba Cedric Madianga desc->num_sgs = num_periods; 997d8b46839SM'boumba Cedric Madianga desc->cyclic = true; 998d8b46839SM'boumba Cedric Madianga 999d8b46839SM'boumba Cedric Madianga return vchan_tx_prep(&chan->vchan, &desc->vdesc, flags); 1000d8b46839SM'boumba Cedric Madianga } 1001d8b46839SM'boumba Cedric Madianga 1002d8b46839SM'boumba Cedric Madianga static struct dma_async_tx_descriptor *stm32_dma_prep_dma_memcpy( 1003d8b46839SM'boumba Cedric Madianga struct dma_chan *c, dma_addr_t dest, 1004d8b46839SM'boumba Cedric Madianga dma_addr_t src, size_t len, unsigned long flags) 1005d8b46839SM'boumba Cedric Madianga { 1006d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 1007a2b6103bSPierre Yves MORDRET enum dma_slave_buswidth max_width; 1008d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc *desc; 1009d8b46839SM'boumba Cedric Madianga size_t xfer_count, offset; 1010a2b6103bSPierre Yves MORDRET u32 num_sgs, best_burst, dma_burst, threshold; 1011d8b46839SM'boumba Cedric Madianga int i; 1012d8b46839SM'boumba Cedric Madianga 101380a76952SPierre Yves MORDRET num_sgs = DIV_ROUND_UP(len, STM32_DMA_ALIGNED_MAX_DATA_ITEMS); 1014402096cbSGustavo A. R. Silva desc = kzalloc(struct_size(desc, sg_req, num_sgs), GFP_NOWAIT); 1015d8b46839SM'boumba Cedric Madianga if (!desc) 1016d8b46839SM'boumba Cedric Madianga return NULL; 1017d8b46839SM'boumba Cedric Madianga 1018a2b6103bSPierre Yves MORDRET threshold = chan->threshold; 1019a2b6103bSPierre Yves MORDRET 1020d8b46839SM'boumba Cedric Madianga for (offset = 0, i = 0; offset < len; offset += xfer_count, i++) { 1021d8b46839SM'boumba Cedric Madianga xfer_count = min_t(size_t, len - offset, 102280a76952SPierre Yves MORDRET STM32_DMA_ALIGNED_MAX_DATA_ITEMS); 1023d8b46839SM'boumba Cedric Madianga 1024a2b6103bSPierre Yves MORDRET /* Compute best burst size */ 1025a2b6103bSPierre Yves MORDRET max_width = DMA_SLAVE_BUSWIDTH_1_BYTE; 1026a2b6103bSPierre Yves MORDRET best_burst = stm32_dma_get_best_burst(len, STM32_DMA_MAX_BURST, 1027a2b6103bSPierre Yves MORDRET threshold, max_width); 1028a2b6103bSPierre Yves MORDRET dma_burst = stm32_dma_get_burst(chan, best_burst); 1029d8b46839SM'boumba Cedric Madianga 1030d8b46839SM'boumba Cedric Madianga stm32_dma_clear_reg(&desc->sg_req[i].chan_reg); 1031d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_scr = 1032d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_DIR(STM32_DMA_MEM_TO_MEM) | 1033a2b6103bSPierre Yves MORDRET STM32_DMA_SCR_PBURST(dma_burst) | 1034a2b6103bSPierre Yves MORDRET STM32_DMA_SCR_MBURST(dma_burst) | 1035d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_MINC | 1036d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_PINC | 1037d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_TCIE | 1038d8b46839SM'boumba Cedric Madianga STM32_DMA_SCR_TEIE; 1039a2b6103bSPierre Yves MORDRET desc->sg_req[i].chan_reg.dma_sfcr |= STM32_DMA_SFCR_MASK; 1040a2b6103bSPierre Yves MORDRET desc->sg_req[i].chan_reg.dma_sfcr |= 1041a2b6103bSPierre Yves MORDRET STM32_DMA_SFCR_FTH(threshold); 1042d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_spar = src + offset; 1043d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sm0ar = dest + offset; 1044d8b46839SM'boumba Cedric Madianga desc->sg_req[i].chan_reg.dma_sndtr = xfer_count; 1045a2b6103bSPierre Yves MORDRET desc->sg_req[i].len = xfer_count; 1046d8b46839SM'boumba Cedric Madianga } 1047d8b46839SM'boumba Cedric Madianga 1048d8b46839SM'boumba Cedric Madianga desc->num_sgs = num_sgs; 1049d8b46839SM'boumba Cedric Madianga desc->cyclic = false; 1050d8b46839SM'boumba Cedric Madianga 1051d8b46839SM'boumba Cedric Madianga return vchan_tx_prep(&chan->vchan, &desc->vdesc, flags); 1052d8b46839SM'boumba Cedric Madianga } 1053d8b46839SM'boumba Cedric Madianga 10542b12c558SM'boumba Cedric Madianga static u32 stm32_dma_get_remaining_bytes(struct stm32_dma_chan *chan) 10552b12c558SM'boumba Cedric Madianga { 10562b12c558SM'boumba Cedric Madianga u32 dma_scr, width, ndtr; 10572b12c558SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 10582b12c558SM'boumba Cedric Madianga 10592b12c558SM'boumba Cedric Madianga dma_scr = stm32_dma_read(dmadev, STM32_DMA_SCR(chan->id)); 10602b12c558SM'boumba Cedric Madianga width = STM32_DMA_SCR_PSIZE_GET(dma_scr); 10612b12c558SM'boumba Cedric Madianga ndtr = stm32_dma_read(dmadev, STM32_DMA_SNDTR(chan->id)); 10622b12c558SM'boumba Cedric Madianga 10632b12c558SM'boumba Cedric Madianga return ndtr << width; 10642b12c558SM'boumba Cedric Madianga } 10652b12c558SM'boumba Cedric Madianga 10662a4885abSArnaud Pouliquen /** 10672a4885abSArnaud Pouliquen * stm32_dma_is_current_sg - check that expected sg_req is currently transferred 10682a4885abSArnaud Pouliquen * @chan: dma channel 10692a4885abSArnaud Pouliquen * 10702a4885abSArnaud Pouliquen * This function called when IRQ are disable, checks that the hardware has not 10712a4885abSArnaud Pouliquen * switched on the next transfer in double buffer mode. The test is done by 10722a4885abSArnaud Pouliquen * comparing the next_sg memory address with the hardware related register 10732a4885abSArnaud Pouliquen * (based on CT bit value). 10742a4885abSArnaud Pouliquen * 10752a4885abSArnaud Pouliquen * Returns true if expected current transfer is still running or double 10762a4885abSArnaud Pouliquen * buffer mode is not activated. 10772a4885abSArnaud Pouliquen */ 10782a4885abSArnaud Pouliquen static bool stm32_dma_is_current_sg(struct stm32_dma_chan *chan) 10792a4885abSArnaud Pouliquen { 10802a4885abSArnaud Pouliquen struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 10812a4885abSArnaud Pouliquen struct stm32_dma_sg_req *sg_req; 10822a4885abSArnaud Pouliquen u32 dma_scr, dma_smar, id; 10832a4885abSArnaud Pouliquen 10842a4885abSArnaud Pouliquen id = chan->id; 10852a4885abSArnaud Pouliquen dma_scr = stm32_dma_read(dmadev, STM32_DMA_SCR(id)); 10862a4885abSArnaud Pouliquen 10872a4885abSArnaud Pouliquen if (!(dma_scr & STM32_DMA_SCR_DBM)) 10882a4885abSArnaud Pouliquen return true; 10892a4885abSArnaud Pouliquen 10902a4885abSArnaud Pouliquen sg_req = &chan->desc->sg_req[chan->next_sg]; 10912a4885abSArnaud Pouliquen 10922a4885abSArnaud Pouliquen if (dma_scr & STM32_DMA_SCR_CT) { 10932a4885abSArnaud Pouliquen dma_smar = stm32_dma_read(dmadev, STM32_DMA_SM0AR(id)); 10942a4885abSArnaud Pouliquen return (dma_smar == sg_req->chan_reg.dma_sm0ar); 10952a4885abSArnaud Pouliquen } 10962a4885abSArnaud Pouliquen 10972a4885abSArnaud Pouliquen dma_smar = stm32_dma_read(dmadev, STM32_DMA_SM1AR(id)); 10982a4885abSArnaud Pouliquen 10992a4885abSArnaud Pouliquen return (dma_smar == sg_req->chan_reg.dma_sm1ar); 11002a4885abSArnaud Pouliquen } 11012a4885abSArnaud Pouliquen 1102d8b46839SM'boumba Cedric Madianga static size_t stm32_dma_desc_residue(struct stm32_dma_chan *chan, 1103d8b46839SM'boumba Cedric Madianga struct stm32_dma_desc *desc, 1104d8b46839SM'boumba Cedric Madianga u32 next_sg) 1105d8b46839SM'boumba Cedric Madianga { 1106a2b6103bSPierre Yves MORDRET u32 modulo, burst_size; 11072a4885abSArnaud Pouliquen u32 residue; 11082a4885abSArnaud Pouliquen u32 n_sg = next_sg; 11092a4885abSArnaud Pouliquen struct stm32_dma_sg_req *sg_req = &chan->desc->sg_req[chan->next_sg]; 1110d8b46839SM'boumba Cedric Madianga int i; 1111d8b46839SM'boumba Cedric Madianga 11122b12c558SM'boumba Cedric Madianga /* 11132a4885abSArnaud Pouliquen * Calculate the residue means compute the descriptors 11142a4885abSArnaud Pouliquen * information: 11152a4885abSArnaud Pouliquen * - the sg_req currently transferred 11162a4885abSArnaud Pouliquen * - the Hardware remaining position in this sg (NDTR bits field). 11172a4885abSArnaud Pouliquen * 11182a4885abSArnaud Pouliquen * A race condition may occur if DMA is running in cyclic or double 11192a4885abSArnaud Pouliquen * buffer mode, since the DMA register are automatically reloaded at end 11202a4885abSArnaud Pouliquen * of period transfer. The hardware may have switched to the next 11212a4885abSArnaud Pouliquen * transfer (CT bit updated) just before the position (SxNDTR reg) is 11222a4885abSArnaud Pouliquen * read. 11232a4885abSArnaud Pouliquen * In this case the SxNDTR reg could (or not) correspond to the new 11242a4885abSArnaud Pouliquen * transfer position, and not the expected one. 11252a4885abSArnaud Pouliquen * The strategy implemented in the stm32 driver is to: 11262a4885abSArnaud Pouliquen * - read the SxNDTR register 11272a4885abSArnaud Pouliquen * - crosscheck that hardware is still in current transfer. 11282a4885abSArnaud Pouliquen * In case of switch, we can assume that the DMA is at the beginning of 11292a4885abSArnaud Pouliquen * the next transfer. So we approximate the residue in consequence, by 11302a4885abSArnaud Pouliquen * pointing on the beginning of next transfer. 11312a4885abSArnaud Pouliquen * 11322a4885abSArnaud Pouliquen * This race condition doesn't apply for none cyclic mode, as double 11332a4885abSArnaud Pouliquen * buffer is not used. In such situation registers are updated by the 11342a4885abSArnaud Pouliquen * software. 11352b12c558SM'boumba Cedric Madianga */ 11362a4885abSArnaud Pouliquen 1137a2b6103bSPierre Yves MORDRET residue = stm32_dma_get_remaining_bytes(chan); 11382a4885abSArnaud Pouliquen 11392a4885abSArnaud Pouliquen if (!stm32_dma_is_current_sg(chan)) { 11402a4885abSArnaud Pouliquen n_sg++; 11412a4885abSArnaud Pouliquen if (n_sg == chan->desc->num_sgs) 11422a4885abSArnaud Pouliquen n_sg = 0; 11432a4885abSArnaud Pouliquen residue = sg_req->len; 1144a2b6103bSPierre Yves MORDRET } 1145d8b46839SM'boumba Cedric Madianga 11462b12c558SM'boumba Cedric Madianga /* 11472a4885abSArnaud Pouliquen * In cyclic mode, for the last period, residue = remaining bytes 11482a4885abSArnaud Pouliquen * from NDTR, 11492a4885abSArnaud Pouliquen * else for all other periods in cyclic mode, and in sg mode, 11502a4885abSArnaud Pouliquen * residue = remaining bytes from NDTR + remaining 11512a4885abSArnaud Pouliquen * periods/sg to be transferred 11522b12c558SM'boumba Cedric Madianga */ 11532a4885abSArnaud Pouliquen if (!chan->desc->cyclic || n_sg != 0) 11542a4885abSArnaud Pouliquen for (i = n_sg; i < desc->num_sgs; i++) 1155d8b46839SM'boumba Cedric Madianga residue += desc->sg_req[i].len; 1156d8b46839SM'boumba Cedric Madianga 1157a2b6103bSPierre Yves MORDRET if (!chan->mem_burst) 1158a2b6103bSPierre Yves MORDRET return residue; 1159a2b6103bSPierre Yves MORDRET 1160a2b6103bSPierre Yves MORDRET burst_size = chan->mem_burst * chan->mem_width; 1161a2b6103bSPierre Yves MORDRET modulo = residue % burst_size; 1162a2b6103bSPierre Yves MORDRET if (modulo) 1163a2b6103bSPierre Yves MORDRET residue = residue - modulo + burst_size; 1164a2b6103bSPierre Yves MORDRET 1165d8b46839SM'boumba Cedric Madianga return residue; 1166d8b46839SM'boumba Cedric Madianga } 1167d8b46839SM'boumba Cedric Madianga 1168d8b46839SM'boumba Cedric Madianga static enum dma_status stm32_dma_tx_status(struct dma_chan *c, 1169d8b46839SM'boumba Cedric Madianga dma_cookie_t cookie, 1170d8b46839SM'boumba Cedric Madianga struct dma_tx_state *state) 1171d8b46839SM'boumba Cedric Madianga { 1172d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 1173d8b46839SM'boumba Cedric Madianga struct virt_dma_desc *vdesc; 1174d8b46839SM'boumba Cedric Madianga enum dma_status status; 1175d8b46839SM'boumba Cedric Madianga unsigned long flags; 117657b5a321SM'boumba Cedric Madianga u32 residue = 0; 1177d8b46839SM'boumba Cedric Madianga 1178d8b46839SM'boumba Cedric Madianga status = dma_cookie_status(c, cookie, state); 1179249d5531SPierre Yves MORDRET if (status == DMA_COMPLETE || !state) 1180d8b46839SM'boumba Cedric Madianga return status; 1181d8b46839SM'boumba Cedric Madianga 1182d8b46839SM'boumba Cedric Madianga spin_lock_irqsave(&chan->vchan.lock, flags); 1183d8b46839SM'boumba Cedric Madianga vdesc = vchan_find_desc(&chan->vchan, cookie); 118457b5a321SM'boumba Cedric Madianga if (chan->desc && cookie == chan->desc->vdesc.tx.cookie) 1185d8b46839SM'boumba Cedric Madianga residue = stm32_dma_desc_residue(chan, chan->desc, 1186d8b46839SM'boumba Cedric Madianga chan->next_sg); 118757b5a321SM'boumba Cedric Madianga else if (vdesc) 1188d8b46839SM'boumba Cedric Madianga residue = stm32_dma_desc_residue(chan, 1189d8b46839SM'boumba Cedric Madianga to_stm32_dma_desc(vdesc), 0); 1190d8b46839SM'boumba Cedric Madianga dma_set_residue(state, residue); 1191d8b46839SM'boumba Cedric Madianga 1192d8b46839SM'boumba Cedric Madianga spin_unlock_irqrestore(&chan->vchan.lock, flags); 1193d8b46839SM'boumba Cedric Madianga 1194d8b46839SM'boumba Cedric Madianga return status; 1195d8b46839SM'boumba Cedric Madianga } 1196d8b46839SM'boumba Cedric Madianga 1197d8b46839SM'boumba Cedric Madianga static int stm32_dma_alloc_chan_resources(struct dma_chan *c) 1198d8b46839SM'boumba Cedric Madianga { 1199d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 1200d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 1201d8b46839SM'boumba Cedric Madianga int ret; 1202d8b46839SM'boumba Cedric Madianga 1203d8b46839SM'boumba Cedric Madianga chan->config_init = false; 120448bc73baSPierre-Yves MORDRET 120548bc73baSPierre-Yves MORDRET ret = pm_runtime_get_sync(dmadev->ddev.dev); 120648bc73baSPierre-Yves MORDRET if (ret < 0) 1207d8b46839SM'boumba Cedric Madianga return ret; 1208d8b46839SM'boumba Cedric Madianga 1209d8b46839SM'boumba Cedric Madianga ret = stm32_dma_disable_chan(chan); 1210d8b46839SM'boumba Cedric Madianga if (ret < 0) 121148bc73baSPierre-Yves MORDRET pm_runtime_put(dmadev->ddev.dev); 1212d8b46839SM'boumba Cedric Madianga 1213d8b46839SM'boumba Cedric Madianga return ret; 1214d8b46839SM'boumba Cedric Madianga } 1215d8b46839SM'boumba Cedric Madianga 1216d8b46839SM'boumba Cedric Madianga static void stm32_dma_free_chan_resources(struct dma_chan *c) 1217d8b46839SM'boumba Cedric Madianga { 1218d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan = to_stm32_dma_chan(c); 1219d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = stm32_dma_get_dev(chan); 1220d8b46839SM'boumba Cedric Madianga unsigned long flags; 1221d8b46839SM'boumba Cedric Madianga 1222d8b46839SM'boumba Cedric Madianga dev_dbg(chan2dev(chan), "Freeing channel %d\n", chan->id); 1223d8b46839SM'boumba Cedric Madianga 1224d8b46839SM'boumba Cedric Madianga if (chan->busy) { 1225d8b46839SM'boumba Cedric Madianga spin_lock_irqsave(&chan->vchan.lock, flags); 1226d8b46839SM'boumba Cedric Madianga stm32_dma_stop(chan); 1227d8b46839SM'boumba Cedric Madianga chan->desc = NULL; 1228d8b46839SM'boumba Cedric Madianga spin_unlock_irqrestore(&chan->vchan.lock, flags); 1229d8b46839SM'boumba Cedric Madianga } 1230d8b46839SM'boumba Cedric Madianga 123148bc73baSPierre-Yves MORDRET pm_runtime_put(dmadev->ddev.dev); 1232d8b46839SM'boumba Cedric Madianga 1233d8b46839SM'boumba Cedric Madianga vchan_free_chan_resources(to_virt_chan(c)); 12345d4d4dfbSAmelie Delaunay stm32_dma_clear_reg(&chan->chan_reg); 12355d4d4dfbSAmelie Delaunay chan->threshold = 0; 1236d8b46839SM'boumba Cedric Madianga } 1237d8b46839SM'boumba Cedric Madianga 1238d8b46839SM'boumba Cedric Madianga static void stm32_dma_desc_free(struct virt_dma_desc *vdesc) 1239d8b46839SM'boumba Cedric Madianga { 1240d8b46839SM'boumba Cedric Madianga kfree(container_of(vdesc, struct stm32_dma_desc, vdesc)); 1241d8b46839SM'boumba Cedric Madianga } 1242d8b46839SM'boumba Cedric Madianga 1243e97adb49SVinod Koul static void stm32_dma_set_config(struct stm32_dma_chan *chan, 1244d8b46839SM'boumba Cedric Madianga struct stm32_dma_cfg *cfg) 1245d8b46839SM'boumba Cedric Madianga { 1246d8b46839SM'boumba Cedric Madianga stm32_dma_clear_reg(&chan->chan_reg); 1247d8b46839SM'boumba Cedric Madianga 1248d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr = cfg->stream_config & STM32_DMA_SCR_CFG_MASK; 1249d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_REQ(cfg->request_line); 1250d8b46839SM'boumba Cedric Madianga 1251d8b46839SM'boumba Cedric Madianga /* Enable Interrupts */ 1252d8b46839SM'boumba Cedric Madianga chan->chan_reg.dma_scr |= STM32_DMA_SCR_TEIE | STM32_DMA_SCR_TCIE; 1253d8b46839SM'boumba Cedric Madianga 1254951f44cbSPierre Yves MORDRET chan->threshold = STM32_DMA_THRESHOLD_FTR_GET(cfg->features); 1255955b1766SAmelie Delaunay if (STM32_DMA_DIRECT_MODE_GET(cfg->features)) 1256955b1766SAmelie Delaunay chan->threshold = STM32_DMA_FIFO_THRESHOLD_NONE; 1257*2b5b7405SAmelie Delaunay if (STM32_DMA_ALT_ACK_MODE_GET(cfg->features)) 1258*2b5b7405SAmelie Delaunay chan->chan_reg.dma_scr |= STM32_DMA_SCR_TRBUFF; 1259d8b46839SM'boumba Cedric Madianga } 1260d8b46839SM'boumba Cedric Madianga 1261d8b46839SM'boumba Cedric Madianga static struct dma_chan *stm32_dma_of_xlate(struct of_phandle_args *dma_spec, 1262d8b46839SM'boumba Cedric Madianga struct of_dma *ofdma) 1263d8b46839SM'boumba Cedric Madianga { 1264d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev = ofdma->of_dma_data; 12655df4eb45SM'boumba Cedric Madianga struct device *dev = dmadev->ddev.dev; 1266d8b46839SM'boumba Cedric Madianga struct stm32_dma_cfg cfg; 1267d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan; 1268d8b46839SM'boumba Cedric Madianga struct dma_chan *c; 1269d8b46839SM'boumba Cedric Madianga 12705df4eb45SM'boumba Cedric Madianga if (dma_spec->args_count < 4) { 12715df4eb45SM'boumba Cedric Madianga dev_err(dev, "Bad number of cells\n"); 1272d8b46839SM'boumba Cedric Madianga return NULL; 12735df4eb45SM'boumba Cedric Madianga } 1274d8b46839SM'boumba Cedric Madianga 1275d8b46839SM'boumba Cedric Madianga cfg.channel_id = dma_spec->args[0]; 1276d8b46839SM'boumba Cedric Madianga cfg.request_line = dma_spec->args[1]; 1277d8b46839SM'boumba Cedric Madianga cfg.stream_config = dma_spec->args[2]; 1278951f44cbSPierre Yves MORDRET cfg.features = dma_spec->args[3]; 1279d8b46839SM'boumba Cedric Madianga 1280249d5531SPierre Yves MORDRET if (cfg.channel_id >= STM32_DMA_MAX_CHANNELS || 1281249d5531SPierre Yves MORDRET cfg.request_line >= STM32_DMA_MAX_REQUEST_ID) { 12825df4eb45SM'boumba Cedric Madianga dev_err(dev, "Bad channel and/or request id\n"); 1283d8b46839SM'boumba Cedric Madianga return NULL; 12845df4eb45SM'boumba Cedric Madianga } 1285d8b46839SM'boumba Cedric Madianga 1286d8b46839SM'boumba Cedric Madianga chan = &dmadev->chan[cfg.channel_id]; 1287d8b46839SM'boumba Cedric Madianga 1288d8b46839SM'boumba Cedric Madianga c = dma_get_slave_channel(&chan->vchan.chan); 12895df4eb45SM'boumba Cedric Madianga if (!c) { 1290041cf7e0SColin Ian King dev_err(dev, "No more channels available\n"); 12915df4eb45SM'boumba Cedric Madianga return NULL; 12925df4eb45SM'boumba Cedric Madianga } 12935df4eb45SM'boumba Cedric Madianga 1294d8b46839SM'boumba Cedric Madianga stm32_dma_set_config(chan, &cfg); 1295d8b46839SM'boumba Cedric Madianga 1296d8b46839SM'boumba Cedric Madianga return c; 1297d8b46839SM'boumba Cedric Madianga } 1298d8b46839SM'boumba Cedric Madianga 1299d8b46839SM'boumba Cedric Madianga static const struct of_device_id stm32_dma_of_match[] = { 1300d8b46839SM'boumba Cedric Madianga { .compatible = "st,stm32-dma", }, 1301d8b46839SM'boumba Cedric Madianga { /* sentinel */ }, 1302d8b46839SM'boumba Cedric Madianga }; 1303d8b46839SM'boumba Cedric Madianga MODULE_DEVICE_TABLE(of, stm32_dma_of_match); 1304d8b46839SM'boumba Cedric Madianga 1305d8b46839SM'boumba Cedric Madianga static int stm32_dma_probe(struct platform_device *pdev) 1306d8b46839SM'boumba Cedric Madianga { 1307d8b46839SM'boumba Cedric Madianga struct stm32_dma_chan *chan; 1308d8b46839SM'boumba Cedric Madianga struct stm32_dma_device *dmadev; 1309d8b46839SM'boumba Cedric Madianga struct dma_device *dd; 1310d8b46839SM'boumba Cedric Madianga const struct of_device_id *match; 1311d8b46839SM'boumba Cedric Madianga struct resource *res; 13128cf1e0fcSEtienne Carriere struct reset_control *rst; 1313d8b46839SM'boumba Cedric Madianga int i, ret; 1314d8b46839SM'boumba Cedric Madianga 1315d8b46839SM'boumba Cedric Madianga match = of_match_device(stm32_dma_of_match, &pdev->dev); 1316d8b46839SM'boumba Cedric Madianga if (!match) { 1317d8b46839SM'boumba Cedric Madianga dev_err(&pdev->dev, "Error: No device match found\n"); 1318d8b46839SM'boumba Cedric Madianga return -ENODEV; 1319d8b46839SM'boumba Cedric Madianga } 1320d8b46839SM'boumba Cedric Madianga 1321d8b46839SM'boumba Cedric Madianga dmadev = devm_kzalloc(&pdev->dev, sizeof(*dmadev), GFP_KERNEL); 1322d8b46839SM'boumba Cedric Madianga if (!dmadev) 1323d8b46839SM'boumba Cedric Madianga return -ENOMEM; 1324d8b46839SM'boumba Cedric Madianga 1325d8b46839SM'boumba Cedric Madianga dd = &dmadev->ddev; 1326d8b46839SM'boumba Cedric Madianga 1327d8b46839SM'boumba Cedric Madianga res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 1328d8b46839SM'boumba Cedric Madianga dmadev->base = devm_ioremap_resource(&pdev->dev, res); 1329d8b46839SM'boumba Cedric Madianga if (IS_ERR(dmadev->base)) 1330d8b46839SM'boumba Cedric Madianga return PTR_ERR(dmadev->base); 1331d8b46839SM'boumba Cedric Madianga 1332d8b46839SM'boumba Cedric Madianga dmadev->clk = devm_clk_get(&pdev->dev, NULL); 13331c966e1dSKrzysztof Kozlowski if (IS_ERR(dmadev->clk)) 13341c966e1dSKrzysztof Kozlowski return dev_err_probe(&pdev->dev, PTR_ERR(dmadev->clk), "Can't get clock\n"); 1335d8b46839SM'boumba Cedric Madianga 133648bc73baSPierre-Yves MORDRET ret = clk_prepare_enable(dmadev->clk); 133748bc73baSPierre-Yves MORDRET if (ret < 0) { 133848bc73baSPierre-Yves MORDRET dev_err(&pdev->dev, "clk_prep_enable error: %d\n", ret); 133948bc73baSPierre-Yves MORDRET return ret; 134048bc73baSPierre-Yves MORDRET } 134148bc73baSPierre-Yves MORDRET 1342d8b46839SM'boumba Cedric Madianga dmadev->mem2mem = of_property_read_bool(pdev->dev.of_node, 1343d8b46839SM'boumba Cedric Madianga "st,mem2mem"); 1344d8b46839SM'boumba Cedric Madianga 13458cf1e0fcSEtienne Carriere rst = devm_reset_control_get(&pdev->dev, NULL); 1346615eee2cSEtienne Carriere if (IS_ERR(rst)) { 1347615eee2cSEtienne Carriere ret = PTR_ERR(rst); 1348615eee2cSEtienne Carriere if (ret == -EPROBE_DEFER) 1349615eee2cSEtienne Carriere goto clk_free; 1350615eee2cSEtienne Carriere } else { 13518cf1e0fcSEtienne Carriere reset_control_assert(rst); 1352d8b46839SM'boumba Cedric Madianga udelay(2); 13538cf1e0fcSEtienne Carriere reset_control_deassert(rst); 1354d8b46839SM'boumba Cedric Madianga } 1355d8b46839SM'boumba Cedric Madianga 1356d7a9e426SAmelie Delaunay dma_set_max_seg_size(&pdev->dev, STM32_DMA_ALIGNED_MAX_DATA_ITEMS); 1357d7a9e426SAmelie Delaunay 1358d8b46839SM'boumba Cedric Madianga dma_cap_set(DMA_SLAVE, dd->cap_mask); 1359d8b46839SM'boumba Cedric Madianga dma_cap_set(DMA_PRIVATE, dd->cap_mask); 1360d8b46839SM'boumba Cedric Madianga dma_cap_set(DMA_CYCLIC, dd->cap_mask); 1361d8b46839SM'boumba Cedric Madianga dd->device_alloc_chan_resources = stm32_dma_alloc_chan_resources; 1362d8b46839SM'boumba Cedric Madianga dd->device_free_chan_resources = stm32_dma_free_chan_resources; 1363d8b46839SM'boumba Cedric Madianga dd->device_tx_status = stm32_dma_tx_status; 1364d8b46839SM'boumba Cedric Madianga dd->device_issue_pending = stm32_dma_issue_pending; 1365d8b46839SM'boumba Cedric Madianga dd->device_prep_slave_sg = stm32_dma_prep_slave_sg; 1366d8b46839SM'boumba Cedric Madianga dd->device_prep_dma_cyclic = stm32_dma_prep_dma_cyclic; 1367d8b46839SM'boumba Cedric Madianga dd->device_config = stm32_dma_slave_config; 1368d8b46839SM'boumba Cedric Madianga dd->device_terminate_all = stm32_dma_terminate_all; 1369dc808675SM'boumba Cedric Madianga dd->device_synchronize = stm32_dma_synchronize; 1370d8b46839SM'boumba Cedric Madianga dd->src_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_1_BYTE) | 1371d8b46839SM'boumba Cedric Madianga BIT(DMA_SLAVE_BUSWIDTH_2_BYTES) | 1372d8b46839SM'boumba Cedric Madianga BIT(DMA_SLAVE_BUSWIDTH_4_BYTES); 1373d8b46839SM'boumba Cedric Madianga dd->dst_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_1_BYTE) | 1374d8b46839SM'boumba Cedric Madianga BIT(DMA_SLAVE_BUSWIDTH_2_BYTES) | 1375d8b46839SM'boumba Cedric Madianga BIT(DMA_SLAVE_BUSWIDTH_4_BYTES); 1376d8b46839SM'boumba Cedric Madianga dd->directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV); 1377d8b46839SM'boumba Cedric Madianga dd->residue_granularity = DMA_RESIDUE_GRANULARITY_BURST; 137832ce1088SAmelie Delaunay dd->copy_align = DMAENGINE_ALIGN_32_BYTES; 1379276b0046SM'boumba Cedric Madianga dd->max_burst = STM32_DMA_MAX_BURST; 138022a0bb29SPierre-Yves MORDRET dd->descriptor_reuse = true; 1381d8b46839SM'boumba Cedric Madianga dd->dev = &pdev->dev; 1382d8b46839SM'boumba Cedric Madianga INIT_LIST_HEAD(&dd->channels); 1383d8b46839SM'boumba Cedric Madianga 1384d8b46839SM'boumba Cedric Madianga if (dmadev->mem2mem) { 1385d8b46839SM'boumba Cedric Madianga dma_cap_set(DMA_MEMCPY, dd->cap_mask); 1386d8b46839SM'boumba Cedric Madianga dd->device_prep_dma_memcpy = stm32_dma_prep_dma_memcpy; 1387d8b46839SM'boumba Cedric Madianga dd->directions |= BIT(DMA_MEM_TO_MEM); 1388d8b46839SM'boumba Cedric Madianga } 1389d8b46839SM'boumba Cedric Madianga 1390d8b46839SM'boumba Cedric Madianga for (i = 0; i < STM32_DMA_MAX_CHANNELS; i++) { 1391d8b46839SM'boumba Cedric Madianga chan = &dmadev->chan[i]; 1392d8b46839SM'boumba Cedric Madianga chan->id = i; 1393d8b46839SM'boumba Cedric Madianga chan->vchan.desc_free = stm32_dma_desc_free; 1394d8b46839SM'boumba Cedric Madianga vchan_init(&chan->vchan, dd); 1395d8b46839SM'boumba Cedric Madianga } 1396d8b46839SM'boumba Cedric Madianga 1397d8b46839SM'boumba Cedric Madianga ret = dma_async_device_register(dd); 1398d8b46839SM'boumba Cedric Madianga if (ret) 139948bc73baSPierre-Yves MORDRET goto clk_free; 1400d8b46839SM'boumba Cedric Madianga 1401d8b46839SM'boumba Cedric Madianga for (i = 0; i < STM32_DMA_MAX_CHANNELS; i++) { 1402d8b46839SM'boumba Cedric Madianga chan = &dmadev->chan[i]; 1403c6504be5SVinod Koul ret = platform_get_irq(pdev, i); 1404e17be6e1SStephen Boyd if (ret < 0) 1405d8b46839SM'boumba Cedric Madianga goto err_unregister; 1406c6504be5SVinod Koul chan->irq = ret; 1407c6504be5SVinod Koul 1408d8b46839SM'boumba Cedric Madianga ret = devm_request_irq(&pdev->dev, chan->irq, 1409d8b46839SM'boumba Cedric Madianga stm32_dma_chan_irq, 0, 1410d8b46839SM'boumba Cedric Madianga dev_name(chan2dev(chan)), chan); 1411d8b46839SM'boumba Cedric Madianga if (ret) { 1412d8b46839SM'boumba Cedric Madianga dev_err(&pdev->dev, 1413d8b46839SM'boumba Cedric Madianga "request_irq failed with err %d channel %d\n", 1414d8b46839SM'boumba Cedric Madianga ret, i); 1415d8b46839SM'boumba Cedric Madianga goto err_unregister; 1416d8b46839SM'boumba Cedric Madianga } 1417d8b46839SM'boumba Cedric Madianga } 1418d8b46839SM'boumba Cedric Madianga 1419d8b46839SM'boumba Cedric Madianga ret = of_dma_controller_register(pdev->dev.of_node, 1420d8b46839SM'boumba Cedric Madianga stm32_dma_of_xlate, dmadev); 1421d8b46839SM'boumba Cedric Madianga if (ret < 0) { 1422d8b46839SM'boumba Cedric Madianga dev_err(&pdev->dev, 1423d8b46839SM'boumba Cedric Madianga "STM32 DMA DMA OF registration failed %d\n", ret); 1424d8b46839SM'boumba Cedric Madianga goto err_unregister; 1425d8b46839SM'boumba Cedric Madianga } 1426d8b46839SM'boumba Cedric Madianga 1427d8b46839SM'boumba Cedric Madianga platform_set_drvdata(pdev, dmadev); 1428d8b46839SM'boumba Cedric Madianga 142948bc73baSPierre-Yves MORDRET pm_runtime_set_active(&pdev->dev); 143048bc73baSPierre-Yves MORDRET pm_runtime_enable(&pdev->dev); 143148bc73baSPierre-Yves MORDRET pm_runtime_get_noresume(&pdev->dev); 143248bc73baSPierre-Yves MORDRET pm_runtime_put(&pdev->dev); 143348bc73baSPierre-Yves MORDRET 1434d8b46839SM'boumba Cedric Madianga dev_info(&pdev->dev, "STM32 DMA driver registered\n"); 1435d8b46839SM'boumba Cedric Madianga 1436d8b46839SM'boumba Cedric Madianga return 0; 1437d8b46839SM'boumba Cedric Madianga 1438d8b46839SM'boumba Cedric Madianga err_unregister: 1439d8b46839SM'boumba Cedric Madianga dma_async_device_unregister(dd); 144048bc73baSPierre-Yves MORDRET clk_free: 144148bc73baSPierre-Yves MORDRET clk_disable_unprepare(dmadev->clk); 1442d8b46839SM'boumba Cedric Madianga 1443d8b46839SM'boumba Cedric Madianga return ret; 1444d8b46839SM'boumba Cedric Madianga } 1445d8b46839SM'boumba Cedric Madianga 144648bc73baSPierre-Yves MORDRET #ifdef CONFIG_PM 144748bc73baSPierre-Yves MORDRET static int stm32_dma_runtime_suspend(struct device *dev) 144848bc73baSPierre-Yves MORDRET { 144948bc73baSPierre-Yves MORDRET struct stm32_dma_device *dmadev = dev_get_drvdata(dev); 145048bc73baSPierre-Yves MORDRET 145148bc73baSPierre-Yves MORDRET clk_disable_unprepare(dmadev->clk); 145248bc73baSPierre-Yves MORDRET 145348bc73baSPierre-Yves MORDRET return 0; 145448bc73baSPierre-Yves MORDRET } 145548bc73baSPierre-Yves MORDRET 145648bc73baSPierre-Yves MORDRET static int stm32_dma_runtime_resume(struct device *dev) 145748bc73baSPierre-Yves MORDRET { 145848bc73baSPierre-Yves MORDRET struct stm32_dma_device *dmadev = dev_get_drvdata(dev); 145948bc73baSPierre-Yves MORDRET int ret; 146048bc73baSPierre-Yves MORDRET 146148bc73baSPierre-Yves MORDRET ret = clk_prepare_enable(dmadev->clk); 146248bc73baSPierre-Yves MORDRET if (ret) { 146348bc73baSPierre-Yves MORDRET dev_err(dev, "failed to prepare_enable clock\n"); 146448bc73baSPierre-Yves MORDRET return ret; 146548bc73baSPierre-Yves MORDRET } 146648bc73baSPierre-Yves MORDRET 146748bc73baSPierre-Yves MORDRET return 0; 146848bc73baSPierre-Yves MORDRET } 146948bc73baSPierre-Yves MORDRET #endif 147048bc73baSPierre-Yves MORDRET 147105f8740aSPierre-Yves MORDRET #ifdef CONFIG_PM_SLEEP 147205f8740aSPierre-Yves MORDRET static int stm32_dma_suspend(struct device *dev) 147305f8740aSPierre-Yves MORDRET { 147405f8740aSPierre-Yves MORDRET struct stm32_dma_device *dmadev = dev_get_drvdata(dev); 147505f8740aSPierre-Yves MORDRET int id, ret, scr; 147605f8740aSPierre-Yves MORDRET 147705f8740aSPierre-Yves MORDRET ret = pm_runtime_get_sync(dev); 147805f8740aSPierre-Yves MORDRET if (ret < 0) 147905f8740aSPierre-Yves MORDRET return ret; 148005f8740aSPierre-Yves MORDRET 148105f8740aSPierre-Yves MORDRET for (id = 0; id < STM32_DMA_MAX_CHANNELS; id++) { 148205f8740aSPierre-Yves MORDRET scr = stm32_dma_read(dmadev, STM32_DMA_SCR(id)); 148305f8740aSPierre-Yves MORDRET if (scr & STM32_DMA_SCR_EN) { 148405f8740aSPierre-Yves MORDRET dev_warn(dev, "Suspend is prevented by Chan %i\n", id); 148505f8740aSPierre-Yves MORDRET return -EBUSY; 148605f8740aSPierre-Yves MORDRET } 148705f8740aSPierre-Yves MORDRET } 148805f8740aSPierre-Yves MORDRET 148905f8740aSPierre-Yves MORDRET pm_runtime_put_sync(dev); 149005f8740aSPierre-Yves MORDRET 149105f8740aSPierre-Yves MORDRET pm_runtime_force_suspend(dev); 149205f8740aSPierre-Yves MORDRET 149305f8740aSPierre-Yves MORDRET return 0; 149405f8740aSPierre-Yves MORDRET } 149505f8740aSPierre-Yves MORDRET 149605f8740aSPierre-Yves MORDRET static int stm32_dma_resume(struct device *dev) 149705f8740aSPierre-Yves MORDRET { 149805f8740aSPierre-Yves MORDRET return pm_runtime_force_resume(dev); 149905f8740aSPierre-Yves MORDRET } 150005f8740aSPierre-Yves MORDRET #endif 150105f8740aSPierre-Yves MORDRET 150248bc73baSPierre-Yves MORDRET static const struct dev_pm_ops stm32_dma_pm_ops = { 150305f8740aSPierre-Yves MORDRET SET_SYSTEM_SLEEP_PM_OPS(stm32_dma_suspend, stm32_dma_resume) 150448bc73baSPierre-Yves MORDRET SET_RUNTIME_PM_OPS(stm32_dma_runtime_suspend, 150548bc73baSPierre-Yves MORDRET stm32_dma_runtime_resume, NULL) 150648bc73baSPierre-Yves MORDRET }; 150748bc73baSPierre-Yves MORDRET 1508d8b46839SM'boumba Cedric Madianga static struct platform_driver stm32_dma_driver = { 1509d8b46839SM'boumba Cedric Madianga .driver = { 1510d8b46839SM'boumba Cedric Madianga .name = "stm32-dma", 1511d8b46839SM'boumba Cedric Madianga .of_match_table = stm32_dma_of_match, 151248bc73baSPierre-Yves MORDRET .pm = &stm32_dma_pm_ops, 1513d8b46839SM'boumba Cedric Madianga }, 1514615eee2cSEtienne Carriere .probe = stm32_dma_probe, 1515d8b46839SM'boumba Cedric Madianga }; 1516d8b46839SM'boumba Cedric Madianga 1517d8b46839SM'boumba Cedric Madianga static int __init stm32_dma_init(void) 1518d8b46839SM'boumba Cedric Madianga { 1519615eee2cSEtienne Carriere return platform_driver_register(&stm32_dma_driver); 1520d8b46839SM'boumba Cedric Madianga } 1521d8b46839SM'boumba Cedric Madianga subsys_initcall(stm32_dma_init); 1522