1 /* 2 * caam - Freescale FSL CAAM support for ahash functions of crypto API 3 * 4 * Copyright 2011 Freescale Semiconductor, Inc. 5 * 6 * Based on caamalg.c crypto API driver. 7 * 8 * relationship of digest job descriptor or first job descriptor after init to 9 * shared descriptors: 10 * 11 * --------------- --------------- 12 * | JobDesc #1 |-------------------->| ShareDesc | 13 * | *(packet 1) | | (hashKey) | 14 * --------------- | (operation) | 15 * --------------- 16 * 17 * relationship of subsequent job descriptors to shared descriptors: 18 * 19 * --------------- --------------- 20 * | JobDesc #2 |-------------------->| ShareDesc | 21 * | *(packet 2) | |------------->| (hashKey) | 22 * --------------- | |-------->| (operation) | 23 * . | | | (load ctx2) | 24 * . | | --------------- 25 * --------------- | | 26 * | JobDesc #3 |------| | 27 * | *(packet 3) | | 28 * --------------- | 29 * . | 30 * . | 31 * --------------- | 32 * | JobDesc #4 |------------ 33 * | *(packet 4) | 34 * --------------- 35 * 36 * The SharedDesc never changes for a connection unless rekeyed, but 37 * each packet will likely be in a different place. So all we need 38 * to know to process the packet is where the input is, where the 39 * output goes, and what context we want to process with. Context is 40 * in the SharedDesc, packet references in the JobDesc. 41 * 42 * So, a job desc looks like: 43 * 44 * --------------------- 45 * | Header | 46 * | ShareDesc Pointer | 47 * | SEQ_OUT_PTR | 48 * | (output buffer) | 49 * | (output length) | 50 * | SEQ_IN_PTR | 51 * | (input buffer) | 52 * | (input length) | 53 * --------------------- 54 */ 55 56 #include "compat.h" 57 58 #include "regs.h" 59 #include "intern.h" 60 #include "desc_constr.h" 61 #include "jr.h" 62 #include "error.h" 63 #include "sg_sw_sec4.h" 64 #include "key_gen.h" 65 66 #define CAAM_CRA_PRIORITY 3000 67 68 /* max hash key is max split key size */ 69 #define CAAM_MAX_HASH_KEY_SIZE (SHA512_DIGEST_SIZE * 2) 70 71 #define CAAM_MAX_HASH_BLOCK_SIZE SHA512_BLOCK_SIZE 72 #define CAAM_MAX_HASH_DIGEST_SIZE SHA512_DIGEST_SIZE 73 74 /* length of descriptors text */ 75 #define DESC_AHASH_BASE (4 * CAAM_CMD_SZ) 76 #define DESC_AHASH_UPDATE_LEN (6 * CAAM_CMD_SZ) 77 #define DESC_AHASH_UPDATE_FIRST_LEN (DESC_AHASH_BASE + 4 * CAAM_CMD_SZ) 78 #define DESC_AHASH_FINAL_LEN (DESC_AHASH_BASE + 5 * CAAM_CMD_SZ) 79 #define DESC_AHASH_FINUP_LEN (DESC_AHASH_BASE + 5 * CAAM_CMD_SZ) 80 #define DESC_AHASH_DIGEST_LEN (DESC_AHASH_BASE + 4 * CAAM_CMD_SZ) 81 82 #define DESC_HASH_MAX_USED_BYTES (DESC_AHASH_FINAL_LEN + \ 83 CAAM_MAX_HASH_KEY_SIZE) 84 #define DESC_HASH_MAX_USED_LEN (DESC_HASH_MAX_USED_BYTES / CAAM_CMD_SZ) 85 86 /* caam context sizes for hashes: running digest + 8 */ 87 #define HASH_MSG_LEN 8 88 #define MAX_CTX_LEN (HASH_MSG_LEN + SHA512_DIGEST_SIZE) 89 90 #ifdef DEBUG 91 /* for print_hex_dumps with line references */ 92 #define debug(format, arg...) printk(format, arg) 93 #else 94 #define debug(format, arg...) 95 #endif 96 97 98 static struct list_head hash_list; 99 100 /* ahash per-session context */ 101 struct caam_hash_ctx { 102 struct device *jrdev; 103 u32 sh_desc_update[DESC_HASH_MAX_USED_LEN]; 104 u32 sh_desc_update_first[DESC_HASH_MAX_USED_LEN]; 105 u32 sh_desc_fin[DESC_HASH_MAX_USED_LEN]; 106 u32 sh_desc_digest[DESC_HASH_MAX_USED_LEN]; 107 u32 sh_desc_finup[DESC_HASH_MAX_USED_LEN]; 108 dma_addr_t sh_desc_update_dma; 109 dma_addr_t sh_desc_update_first_dma; 110 dma_addr_t sh_desc_fin_dma; 111 dma_addr_t sh_desc_digest_dma; 112 dma_addr_t sh_desc_finup_dma; 113 u32 alg_type; 114 u32 alg_op; 115 u8 key[CAAM_MAX_HASH_KEY_SIZE]; 116 dma_addr_t key_dma; 117 int ctx_len; 118 unsigned int split_key_len; 119 unsigned int split_key_pad_len; 120 }; 121 122 /* ahash state */ 123 struct caam_hash_state { 124 dma_addr_t buf_dma; 125 dma_addr_t ctx_dma; 126 u8 buf_0[CAAM_MAX_HASH_BLOCK_SIZE] ____cacheline_aligned; 127 int buflen_0; 128 u8 buf_1[CAAM_MAX_HASH_BLOCK_SIZE] ____cacheline_aligned; 129 int buflen_1; 130 u8 caam_ctx[MAX_CTX_LEN]; 131 int (*update)(struct ahash_request *req); 132 int (*final)(struct ahash_request *req); 133 int (*finup)(struct ahash_request *req); 134 int current_buf; 135 }; 136 137 /* Common job descriptor seq in/out ptr routines */ 138 139 /* Map state->caam_ctx, and append seq_out_ptr command that points to it */ 140 static inline int map_seq_out_ptr_ctx(u32 *desc, struct device *jrdev, 141 struct caam_hash_state *state, 142 int ctx_len) 143 { 144 state->ctx_dma = dma_map_single(jrdev, state->caam_ctx, 145 ctx_len, DMA_FROM_DEVICE); 146 if (dma_mapping_error(jrdev, state->ctx_dma)) { 147 dev_err(jrdev, "unable to map ctx\n"); 148 return -ENOMEM; 149 } 150 151 append_seq_out_ptr(desc, state->ctx_dma, ctx_len, 0); 152 153 return 0; 154 } 155 156 /* Map req->result, and append seq_out_ptr command that points to it */ 157 static inline dma_addr_t map_seq_out_ptr_result(u32 *desc, struct device *jrdev, 158 u8 *result, int digestsize) 159 { 160 dma_addr_t dst_dma; 161 162 dst_dma = dma_map_single(jrdev, result, digestsize, DMA_FROM_DEVICE); 163 append_seq_out_ptr(desc, dst_dma, digestsize, 0); 164 165 return dst_dma; 166 } 167 168 /* Map current buffer in state and put it in link table */ 169 static inline dma_addr_t buf_map_to_sec4_sg(struct device *jrdev, 170 struct sec4_sg_entry *sec4_sg, 171 u8 *buf, int buflen) 172 { 173 dma_addr_t buf_dma; 174 175 buf_dma = dma_map_single(jrdev, buf, buflen, DMA_TO_DEVICE); 176 dma_to_sec4_sg_one(sec4_sg, buf_dma, buflen, 0); 177 178 return buf_dma; 179 } 180 181 /* Map req->src and put it in link table */ 182 static inline void src_map_to_sec4_sg(struct device *jrdev, 183 struct scatterlist *src, int src_nents, 184 struct sec4_sg_entry *sec4_sg, 185 bool chained) 186 { 187 dma_map_sg_chained(jrdev, src, src_nents, DMA_TO_DEVICE, chained); 188 sg_to_sec4_sg_last(src, src_nents, sec4_sg, 0); 189 } 190 191 /* 192 * Only put buffer in link table if it contains data, which is possible, 193 * since a buffer has previously been used, and needs to be unmapped, 194 */ 195 static inline dma_addr_t 196 try_buf_map_to_sec4_sg(struct device *jrdev, struct sec4_sg_entry *sec4_sg, 197 u8 *buf, dma_addr_t buf_dma, int buflen, 198 int last_buflen) 199 { 200 if (buf_dma && !dma_mapping_error(jrdev, buf_dma)) 201 dma_unmap_single(jrdev, buf_dma, last_buflen, DMA_TO_DEVICE); 202 if (buflen) 203 buf_dma = buf_map_to_sec4_sg(jrdev, sec4_sg, buf, buflen); 204 else 205 buf_dma = 0; 206 207 return buf_dma; 208 } 209 210 /* Map state->caam_ctx, and add it to link table */ 211 static inline int ctx_map_to_sec4_sg(u32 *desc, struct device *jrdev, 212 struct caam_hash_state *state, int ctx_len, 213 struct sec4_sg_entry *sec4_sg, u32 flag) 214 { 215 state->ctx_dma = dma_map_single(jrdev, state->caam_ctx, ctx_len, flag); 216 if (dma_mapping_error(jrdev, state->ctx_dma)) { 217 dev_err(jrdev, "unable to map ctx\n"); 218 return -ENOMEM; 219 } 220 221 dma_to_sec4_sg_one(sec4_sg, state->ctx_dma, ctx_len, 0); 222 223 return 0; 224 } 225 226 /* Common shared descriptor commands */ 227 static inline void append_key_ahash(u32 *desc, struct caam_hash_ctx *ctx) 228 { 229 append_key_as_imm(desc, ctx->key, ctx->split_key_pad_len, 230 ctx->split_key_len, CLASS_2 | 231 KEY_DEST_MDHA_SPLIT | KEY_ENC); 232 } 233 234 /* Append key if it has been set */ 235 static inline void init_sh_desc_key_ahash(u32 *desc, struct caam_hash_ctx *ctx) 236 { 237 u32 *key_jump_cmd; 238 239 init_sh_desc(desc, HDR_SHARE_SERIAL); 240 241 if (ctx->split_key_len) { 242 /* Skip if already shared */ 243 key_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL | 244 JUMP_COND_SHRD); 245 246 append_key_ahash(desc, ctx); 247 248 set_jump_tgt_here(desc, key_jump_cmd); 249 } 250 251 /* Propagate errors from shared to job descriptor */ 252 append_cmd(desc, SET_OK_NO_PROP_ERRORS | CMD_LOAD); 253 } 254 255 /* 256 * For ahash read data from seqin following state->caam_ctx, 257 * and write resulting class2 context to seqout, which may be state->caam_ctx 258 * or req->result 259 */ 260 static inline void ahash_append_load_str(u32 *desc, int digestsize) 261 { 262 /* Calculate remaining bytes to read */ 263 append_math_add(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ); 264 265 /* Read remaining bytes */ 266 append_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS2 | FIFOLD_TYPE_LAST2 | 267 FIFOLD_TYPE_MSG | KEY_VLF); 268 269 /* Store class2 context bytes */ 270 append_seq_store(desc, digestsize, LDST_CLASS_2_CCB | 271 LDST_SRCDST_BYTE_CONTEXT); 272 } 273 274 /* 275 * For ahash update, final and finup, import context, read and write to seqout 276 */ 277 static inline void ahash_ctx_data_to_out(u32 *desc, u32 op, u32 state, 278 int digestsize, 279 struct caam_hash_ctx *ctx) 280 { 281 init_sh_desc_key_ahash(desc, ctx); 282 283 /* Import context from software */ 284 append_cmd(desc, CMD_SEQ_LOAD | LDST_SRCDST_BYTE_CONTEXT | 285 LDST_CLASS_2_CCB | ctx->ctx_len); 286 287 /* Class 2 operation */ 288 append_operation(desc, op | state | OP_ALG_ENCRYPT); 289 290 /* 291 * Load from buf and/or src and write to req->result or state->context 292 */ 293 ahash_append_load_str(desc, digestsize); 294 } 295 296 /* For ahash firsts and digest, read and write to seqout */ 297 static inline void ahash_data_to_out(u32 *desc, u32 op, u32 state, 298 int digestsize, struct caam_hash_ctx *ctx) 299 { 300 init_sh_desc_key_ahash(desc, ctx); 301 302 /* Class 2 operation */ 303 append_operation(desc, op | state | OP_ALG_ENCRYPT); 304 305 /* 306 * Load from buf and/or src and write to req->result or state->context 307 */ 308 ahash_append_load_str(desc, digestsize); 309 } 310 311 static int ahash_set_sh_desc(struct crypto_ahash *ahash) 312 { 313 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 314 int digestsize = crypto_ahash_digestsize(ahash); 315 struct device *jrdev = ctx->jrdev; 316 u32 have_key = 0; 317 u32 *desc; 318 319 if (ctx->split_key_len) 320 have_key = OP_ALG_AAI_HMAC_PRECOMP; 321 322 /* ahash_update shared descriptor */ 323 desc = ctx->sh_desc_update; 324 325 init_sh_desc(desc, HDR_SHARE_SERIAL); 326 327 /* Import context from software */ 328 append_cmd(desc, CMD_SEQ_LOAD | LDST_SRCDST_BYTE_CONTEXT | 329 LDST_CLASS_2_CCB | ctx->ctx_len); 330 331 /* Class 2 operation */ 332 append_operation(desc, ctx->alg_type | OP_ALG_AS_UPDATE | 333 OP_ALG_ENCRYPT); 334 335 /* Load data and write to result or context */ 336 ahash_append_load_str(desc, ctx->ctx_len); 337 338 ctx->sh_desc_update_dma = dma_map_single(jrdev, desc, desc_bytes(desc), 339 DMA_TO_DEVICE); 340 if (dma_mapping_error(jrdev, ctx->sh_desc_update_dma)) { 341 dev_err(jrdev, "unable to map shared descriptor\n"); 342 return -ENOMEM; 343 } 344 #ifdef DEBUG 345 print_hex_dump(KERN_ERR, 346 "ahash update shdesc@"__stringify(__LINE__)": ", 347 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 348 #endif 349 350 /* ahash_update_first shared descriptor */ 351 desc = ctx->sh_desc_update_first; 352 353 ahash_data_to_out(desc, have_key | ctx->alg_type, OP_ALG_AS_INIT, 354 ctx->ctx_len, ctx); 355 356 ctx->sh_desc_update_first_dma = dma_map_single(jrdev, desc, 357 desc_bytes(desc), 358 DMA_TO_DEVICE); 359 if (dma_mapping_error(jrdev, ctx->sh_desc_update_first_dma)) { 360 dev_err(jrdev, "unable to map shared descriptor\n"); 361 return -ENOMEM; 362 } 363 #ifdef DEBUG 364 print_hex_dump(KERN_ERR, 365 "ahash update first shdesc@"__stringify(__LINE__)": ", 366 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 367 #endif 368 369 /* ahash_final shared descriptor */ 370 desc = ctx->sh_desc_fin; 371 372 ahash_ctx_data_to_out(desc, have_key | ctx->alg_type, 373 OP_ALG_AS_FINALIZE, digestsize, ctx); 374 375 ctx->sh_desc_fin_dma = dma_map_single(jrdev, desc, desc_bytes(desc), 376 DMA_TO_DEVICE); 377 if (dma_mapping_error(jrdev, ctx->sh_desc_fin_dma)) { 378 dev_err(jrdev, "unable to map shared descriptor\n"); 379 return -ENOMEM; 380 } 381 #ifdef DEBUG 382 print_hex_dump(KERN_ERR, "ahash final shdesc@"__stringify(__LINE__)": ", 383 DUMP_PREFIX_ADDRESS, 16, 4, desc, 384 desc_bytes(desc), 1); 385 #endif 386 387 /* ahash_finup shared descriptor */ 388 desc = ctx->sh_desc_finup; 389 390 ahash_ctx_data_to_out(desc, have_key | ctx->alg_type, 391 OP_ALG_AS_FINALIZE, digestsize, ctx); 392 393 ctx->sh_desc_finup_dma = dma_map_single(jrdev, desc, desc_bytes(desc), 394 DMA_TO_DEVICE); 395 if (dma_mapping_error(jrdev, ctx->sh_desc_finup_dma)) { 396 dev_err(jrdev, "unable to map shared descriptor\n"); 397 return -ENOMEM; 398 } 399 #ifdef DEBUG 400 print_hex_dump(KERN_ERR, "ahash finup shdesc@"__stringify(__LINE__)": ", 401 DUMP_PREFIX_ADDRESS, 16, 4, desc, 402 desc_bytes(desc), 1); 403 #endif 404 405 /* ahash_digest shared descriptor */ 406 desc = ctx->sh_desc_digest; 407 408 ahash_data_to_out(desc, have_key | ctx->alg_type, OP_ALG_AS_INITFINAL, 409 digestsize, ctx); 410 411 ctx->sh_desc_digest_dma = dma_map_single(jrdev, desc, 412 desc_bytes(desc), 413 DMA_TO_DEVICE); 414 if (dma_mapping_error(jrdev, ctx->sh_desc_digest_dma)) { 415 dev_err(jrdev, "unable to map shared descriptor\n"); 416 return -ENOMEM; 417 } 418 #ifdef DEBUG 419 print_hex_dump(KERN_ERR, 420 "ahash digest shdesc@"__stringify(__LINE__)": ", 421 DUMP_PREFIX_ADDRESS, 16, 4, desc, 422 desc_bytes(desc), 1); 423 #endif 424 425 return 0; 426 } 427 428 static int gen_split_hash_key(struct caam_hash_ctx *ctx, const u8 *key_in, 429 u32 keylen) 430 { 431 return gen_split_key(ctx->jrdev, ctx->key, ctx->split_key_len, 432 ctx->split_key_pad_len, key_in, keylen, 433 ctx->alg_op); 434 } 435 436 /* Digest hash size if it is too large */ 437 static int hash_digest_key(struct caam_hash_ctx *ctx, const u8 *key_in, 438 u32 *keylen, u8 *key_out, u32 digestsize) 439 { 440 struct device *jrdev = ctx->jrdev; 441 u32 *desc; 442 struct split_key_result result; 443 dma_addr_t src_dma, dst_dma; 444 int ret = 0; 445 446 desc = kmalloc(CAAM_CMD_SZ * 8 + CAAM_PTR_SZ * 2, GFP_KERNEL | GFP_DMA); 447 if (!desc) { 448 dev_err(jrdev, "unable to allocate key input memory\n"); 449 return -ENOMEM; 450 } 451 452 init_job_desc(desc, 0); 453 454 src_dma = dma_map_single(jrdev, (void *)key_in, *keylen, 455 DMA_TO_DEVICE); 456 if (dma_mapping_error(jrdev, src_dma)) { 457 dev_err(jrdev, "unable to map key input memory\n"); 458 kfree(desc); 459 return -ENOMEM; 460 } 461 dst_dma = dma_map_single(jrdev, (void *)key_out, digestsize, 462 DMA_FROM_DEVICE); 463 if (dma_mapping_error(jrdev, dst_dma)) { 464 dev_err(jrdev, "unable to map key output memory\n"); 465 dma_unmap_single(jrdev, src_dma, *keylen, DMA_TO_DEVICE); 466 kfree(desc); 467 return -ENOMEM; 468 } 469 470 /* Job descriptor to perform unkeyed hash on key_in */ 471 append_operation(desc, ctx->alg_type | OP_ALG_ENCRYPT | 472 OP_ALG_AS_INITFINAL); 473 append_seq_in_ptr(desc, src_dma, *keylen, 0); 474 append_seq_fifo_load(desc, *keylen, FIFOLD_CLASS_CLASS2 | 475 FIFOLD_TYPE_LAST2 | FIFOLD_TYPE_MSG); 476 append_seq_out_ptr(desc, dst_dma, digestsize, 0); 477 append_seq_store(desc, digestsize, LDST_CLASS_2_CCB | 478 LDST_SRCDST_BYTE_CONTEXT); 479 480 #ifdef DEBUG 481 print_hex_dump(KERN_ERR, "key_in@"__stringify(__LINE__)": ", 482 DUMP_PREFIX_ADDRESS, 16, 4, key_in, *keylen, 1); 483 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 484 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 485 #endif 486 487 result.err = 0; 488 init_completion(&result.completion); 489 490 ret = caam_jr_enqueue(jrdev, desc, split_key_done, &result); 491 if (!ret) { 492 /* in progress */ 493 wait_for_completion_interruptible(&result.completion); 494 ret = result.err; 495 #ifdef DEBUG 496 print_hex_dump(KERN_ERR, 497 "digested key@"__stringify(__LINE__)": ", 498 DUMP_PREFIX_ADDRESS, 16, 4, key_in, 499 digestsize, 1); 500 #endif 501 } 502 dma_unmap_single(jrdev, src_dma, *keylen, DMA_TO_DEVICE); 503 dma_unmap_single(jrdev, dst_dma, digestsize, DMA_FROM_DEVICE); 504 505 *keylen = digestsize; 506 507 kfree(desc); 508 509 return ret; 510 } 511 512 static int ahash_setkey(struct crypto_ahash *ahash, 513 const u8 *key, unsigned int keylen) 514 { 515 /* Sizes for MDHA pads (*not* keys): MD5, SHA1, 224, 256, 384, 512 */ 516 static const u8 mdpadlen[] = { 16, 20, 32, 32, 64, 64 }; 517 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 518 struct device *jrdev = ctx->jrdev; 519 int blocksize = crypto_tfm_alg_blocksize(&ahash->base); 520 int digestsize = crypto_ahash_digestsize(ahash); 521 int ret = 0; 522 u8 *hashed_key = NULL; 523 524 #ifdef DEBUG 525 printk(KERN_ERR "keylen %d\n", keylen); 526 #endif 527 528 if (keylen > blocksize) { 529 hashed_key = kmalloc(sizeof(u8) * digestsize, GFP_KERNEL | 530 GFP_DMA); 531 if (!hashed_key) 532 return -ENOMEM; 533 ret = hash_digest_key(ctx, key, &keylen, hashed_key, 534 digestsize); 535 if (ret) 536 goto badkey; 537 key = hashed_key; 538 } 539 540 /* Pick class 2 key length from algorithm submask */ 541 ctx->split_key_len = mdpadlen[(ctx->alg_op & OP_ALG_ALGSEL_SUBMASK) >> 542 OP_ALG_ALGSEL_SHIFT] * 2; 543 ctx->split_key_pad_len = ALIGN(ctx->split_key_len, 16); 544 545 #ifdef DEBUG 546 printk(KERN_ERR "split_key_len %d split_key_pad_len %d\n", 547 ctx->split_key_len, ctx->split_key_pad_len); 548 print_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ", 549 DUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1); 550 #endif 551 552 ret = gen_split_hash_key(ctx, key, keylen); 553 if (ret) 554 goto badkey; 555 556 ctx->key_dma = dma_map_single(jrdev, ctx->key, ctx->split_key_pad_len, 557 DMA_TO_DEVICE); 558 if (dma_mapping_error(jrdev, ctx->key_dma)) { 559 dev_err(jrdev, "unable to map key i/o memory\n"); 560 ret = -ENOMEM; 561 goto map_err; 562 } 563 #ifdef DEBUG 564 print_hex_dump(KERN_ERR, "ctx.key@"__stringify(__LINE__)": ", 565 DUMP_PREFIX_ADDRESS, 16, 4, ctx->key, 566 ctx->split_key_pad_len, 1); 567 #endif 568 569 ret = ahash_set_sh_desc(ahash); 570 if (ret) { 571 dma_unmap_single(jrdev, ctx->key_dma, ctx->split_key_pad_len, 572 DMA_TO_DEVICE); 573 } 574 575 map_err: 576 kfree(hashed_key); 577 return ret; 578 badkey: 579 kfree(hashed_key); 580 crypto_ahash_set_flags(ahash, CRYPTO_TFM_RES_BAD_KEY_LEN); 581 return -EINVAL; 582 } 583 584 /* 585 * ahash_edesc - s/w-extended ahash descriptor 586 * @dst_dma: physical mapped address of req->result 587 * @sec4_sg_dma: physical mapped address of h/w link table 588 * @chained: if source is chained 589 * @src_nents: number of segments in input scatterlist 590 * @sec4_sg_bytes: length of dma mapped sec4_sg space 591 * @sec4_sg: pointer to h/w link table 592 * @hw_desc: the h/w job descriptor followed by any referenced link tables 593 */ 594 struct ahash_edesc { 595 dma_addr_t dst_dma; 596 dma_addr_t sec4_sg_dma; 597 bool chained; 598 int src_nents; 599 int sec4_sg_bytes; 600 struct sec4_sg_entry *sec4_sg; 601 u32 hw_desc[0]; 602 }; 603 604 static inline void ahash_unmap(struct device *dev, 605 struct ahash_edesc *edesc, 606 struct ahash_request *req, int dst_len) 607 { 608 if (edesc->src_nents) 609 dma_unmap_sg_chained(dev, req->src, edesc->src_nents, 610 DMA_TO_DEVICE, edesc->chained); 611 if (edesc->dst_dma) 612 dma_unmap_single(dev, edesc->dst_dma, dst_len, DMA_FROM_DEVICE); 613 614 if (edesc->sec4_sg_bytes) 615 dma_unmap_single(dev, edesc->sec4_sg_dma, 616 edesc->sec4_sg_bytes, DMA_TO_DEVICE); 617 } 618 619 static inline void ahash_unmap_ctx(struct device *dev, 620 struct ahash_edesc *edesc, 621 struct ahash_request *req, int dst_len, u32 flag) 622 { 623 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 624 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 625 struct caam_hash_state *state = ahash_request_ctx(req); 626 627 if (state->ctx_dma) 628 dma_unmap_single(dev, state->ctx_dma, ctx->ctx_len, flag); 629 ahash_unmap(dev, edesc, req, dst_len); 630 } 631 632 static void ahash_done(struct device *jrdev, u32 *desc, u32 err, 633 void *context) 634 { 635 struct ahash_request *req = context; 636 struct ahash_edesc *edesc; 637 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 638 int digestsize = crypto_ahash_digestsize(ahash); 639 #ifdef DEBUG 640 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 641 struct caam_hash_state *state = ahash_request_ctx(req); 642 643 dev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err); 644 #endif 645 646 edesc = (struct ahash_edesc *)((char *)desc - 647 offsetof(struct ahash_edesc, hw_desc)); 648 if (err) 649 caam_jr_strstatus(jrdev, err); 650 651 ahash_unmap(jrdev, edesc, req, digestsize); 652 kfree(edesc); 653 654 #ifdef DEBUG 655 print_hex_dump(KERN_ERR, "ctx@"__stringify(__LINE__)": ", 656 DUMP_PREFIX_ADDRESS, 16, 4, state->caam_ctx, 657 ctx->ctx_len, 1); 658 if (req->result) 659 print_hex_dump(KERN_ERR, "result@"__stringify(__LINE__)": ", 660 DUMP_PREFIX_ADDRESS, 16, 4, req->result, 661 digestsize, 1); 662 #endif 663 664 req->base.complete(&req->base, err); 665 } 666 667 static void ahash_done_bi(struct device *jrdev, u32 *desc, u32 err, 668 void *context) 669 { 670 struct ahash_request *req = context; 671 struct ahash_edesc *edesc; 672 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 673 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 674 #ifdef DEBUG 675 struct caam_hash_state *state = ahash_request_ctx(req); 676 int digestsize = crypto_ahash_digestsize(ahash); 677 678 dev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err); 679 #endif 680 681 edesc = (struct ahash_edesc *)((char *)desc - 682 offsetof(struct ahash_edesc, hw_desc)); 683 if (err) 684 caam_jr_strstatus(jrdev, err); 685 686 ahash_unmap_ctx(jrdev, edesc, req, ctx->ctx_len, DMA_BIDIRECTIONAL); 687 kfree(edesc); 688 689 #ifdef DEBUG 690 print_hex_dump(KERN_ERR, "ctx@"__stringify(__LINE__)": ", 691 DUMP_PREFIX_ADDRESS, 16, 4, state->caam_ctx, 692 ctx->ctx_len, 1); 693 if (req->result) 694 print_hex_dump(KERN_ERR, "result@"__stringify(__LINE__)": ", 695 DUMP_PREFIX_ADDRESS, 16, 4, req->result, 696 digestsize, 1); 697 #endif 698 699 req->base.complete(&req->base, err); 700 } 701 702 static void ahash_done_ctx_src(struct device *jrdev, u32 *desc, u32 err, 703 void *context) 704 { 705 struct ahash_request *req = context; 706 struct ahash_edesc *edesc; 707 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 708 int digestsize = crypto_ahash_digestsize(ahash); 709 #ifdef DEBUG 710 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 711 struct caam_hash_state *state = ahash_request_ctx(req); 712 713 dev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err); 714 #endif 715 716 edesc = (struct ahash_edesc *)((char *)desc - 717 offsetof(struct ahash_edesc, hw_desc)); 718 if (err) 719 caam_jr_strstatus(jrdev, err); 720 721 ahash_unmap_ctx(jrdev, edesc, req, digestsize, DMA_TO_DEVICE); 722 kfree(edesc); 723 724 #ifdef DEBUG 725 print_hex_dump(KERN_ERR, "ctx@"__stringify(__LINE__)": ", 726 DUMP_PREFIX_ADDRESS, 16, 4, state->caam_ctx, 727 ctx->ctx_len, 1); 728 if (req->result) 729 print_hex_dump(KERN_ERR, "result@"__stringify(__LINE__)": ", 730 DUMP_PREFIX_ADDRESS, 16, 4, req->result, 731 digestsize, 1); 732 #endif 733 734 req->base.complete(&req->base, err); 735 } 736 737 static void ahash_done_ctx_dst(struct device *jrdev, u32 *desc, u32 err, 738 void *context) 739 { 740 struct ahash_request *req = context; 741 struct ahash_edesc *edesc; 742 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 743 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 744 #ifdef DEBUG 745 struct caam_hash_state *state = ahash_request_ctx(req); 746 int digestsize = crypto_ahash_digestsize(ahash); 747 748 dev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err); 749 #endif 750 751 edesc = (struct ahash_edesc *)((char *)desc - 752 offsetof(struct ahash_edesc, hw_desc)); 753 if (err) 754 caam_jr_strstatus(jrdev, err); 755 756 ahash_unmap_ctx(jrdev, edesc, req, ctx->ctx_len, DMA_FROM_DEVICE); 757 kfree(edesc); 758 759 #ifdef DEBUG 760 print_hex_dump(KERN_ERR, "ctx@"__stringify(__LINE__)": ", 761 DUMP_PREFIX_ADDRESS, 16, 4, state->caam_ctx, 762 ctx->ctx_len, 1); 763 if (req->result) 764 print_hex_dump(KERN_ERR, "result@"__stringify(__LINE__)": ", 765 DUMP_PREFIX_ADDRESS, 16, 4, req->result, 766 digestsize, 1); 767 #endif 768 769 req->base.complete(&req->base, err); 770 } 771 772 /* submit update job descriptor */ 773 static int ahash_update_ctx(struct ahash_request *req) 774 { 775 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 776 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 777 struct caam_hash_state *state = ahash_request_ctx(req); 778 struct device *jrdev = ctx->jrdev; 779 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 780 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 781 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 782 int *buflen = state->current_buf ? &state->buflen_1 : &state->buflen_0; 783 u8 *next_buf = state->current_buf ? state->buf_0 : state->buf_1; 784 int *next_buflen = state->current_buf ? &state->buflen_0 : 785 &state->buflen_1, last_buflen; 786 int in_len = *buflen + req->nbytes, to_hash; 787 u32 *sh_desc = ctx->sh_desc_update, *desc; 788 dma_addr_t ptr = ctx->sh_desc_update_dma; 789 int src_nents, sec4_sg_bytes, sec4_sg_src_index; 790 struct ahash_edesc *edesc; 791 bool chained = false; 792 int ret = 0; 793 int sh_len; 794 795 last_buflen = *next_buflen; 796 *next_buflen = in_len & (crypto_tfm_alg_blocksize(&ahash->base) - 1); 797 to_hash = in_len - *next_buflen; 798 799 if (to_hash) { 800 src_nents = __sg_count(req->src, req->nbytes - (*next_buflen), 801 &chained); 802 sec4_sg_src_index = 1 + (*buflen ? 1 : 0); 803 sec4_sg_bytes = (sec4_sg_src_index + src_nents) * 804 sizeof(struct sec4_sg_entry); 805 806 /* 807 * allocate space for base edesc and hw desc commands, 808 * link tables 809 */ 810 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 811 sec4_sg_bytes, GFP_DMA | flags); 812 if (!edesc) { 813 dev_err(jrdev, 814 "could not allocate extended descriptor\n"); 815 return -ENOMEM; 816 } 817 818 edesc->src_nents = src_nents; 819 edesc->chained = chained; 820 edesc->sec4_sg_bytes = sec4_sg_bytes; 821 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 822 DESC_JOB_IO_LEN; 823 824 ret = ctx_map_to_sec4_sg(desc, jrdev, state, ctx->ctx_len, 825 edesc->sec4_sg, DMA_BIDIRECTIONAL); 826 if (ret) 827 return ret; 828 829 state->buf_dma = try_buf_map_to_sec4_sg(jrdev, 830 edesc->sec4_sg + 1, 831 buf, state->buf_dma, 832 *buflen, last_buflen); 833 834 if (src_nents) { 835 src_map_to_sec4_sg(jrdev, req->src, src_nents, 836 edesc->sec4_sg + sec4_sg_src_index, 837 chained); 838 if (*next_buflen) { 839 scatterwalk_map_and_copy(next_buf, req->src, 840 to_hash - *buflen, 841 *next_buflen, 0); 842 state->current_buf = !state->current_buf; 843 } 844 } else { 845 (edesc->sec4_sg + sec4_sg_src_index - 1)->len |= 846 SEC4_SG_LEN_FIN; 847 } 848 849 sh_len = desc_len(sh_desc); 850 desc = edesc->hw_desc; 851 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | 852 HDR_REVERSE); 853 854 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 855 sec4_sg_bytes, 856 DMA_TO_DEVICE); 857 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 858 dev_err(jrdev, "unable to map S/G table\n"); 859 return -ENOMEM; 860 } 861 862 append_seq_in_ptr(desc, edesc->sec4_sg_dma, ctx->ctx_len + 863 to_hash, LDST_SGF); 864 865 append_seq_out_ptr(desc, state->ctx_dma, ctx->ctx_len, 0); 866 867 #ifdef DEBUG 868 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 869 DUMP_PREFIX_ADDRESS, 16, 4, desc, 870 desc_bytes(desc), 1); 871 #endif 872 873 ret = caam_jr_enqueue(jrdev, desc, ahash_done_bi, req); 874 if (!ret) { 875 ret = -EINPROGRESS; 876 } else { 877 ahash_unmap_ctx(jrdev, edesc, req, ctx->ctx_len, 878 DMA_BIDIRECTIONAL); 879 kfree(edesc); 880 } 881 } else if (*next_buflen) { 882 scatterwalk_map_and_copy(buf + *buflen, req->src, 0, 883 req->nbytes, 0); 884 *buflen = *next_buflen; 885 *next_buflen = last_buflen; 886 } 887 #ifdef DEBUG 888 print_hex_dump(KERN_ERR, "buf@"__stringify(__LINE__)": ", 889 DUMP_PREFIX_ADDRESS, 16, 4, buf, *buflen, 1); 890 print_hex_dump(KERN_ERR, "next buf@"__stringify(__LINE__)": ", 891 DUMP_PREFIX_ADDRESS, 16, 4, next_buf, 892 *next_buflen, 1); 893 #endif 894 895 return ret; 896 } 897 898 static int ahash_final_ctx(struct ahash_request *req) 899 { 900 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 901 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 902 struct caam_hash_state *state = ahash_request_ctx(req); 903 struct device *jrdev = ctx->jrdev; 904 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 905 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 906 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 907 int buflen = state->current_buf ? state->buflen_1 : state->buflen_0; 908 int last_buflen = state->current_buf ? state->buflen_0 : 909 state->buflen_1; 910 u32 *sh_desc = ctx->sh_desc_fin, *desc; 911 dma_addr_t ptr = ctx->sh_desc_fin_dma; 912 int sec4_sg_bytes; 913 int digestsize = crypto_ahash_digestsize(ahash); 914 struct ahash_edesc *edesc; 915 int ret = 0; 916 int sh_len; 917 918 sec4_sg_bytes = (1 + (buflen ? 1 : 0)) * sizeof(struct sec4_sg_entry); 919 920 /* allocate space for base edesc and hw desc commands, link tables */ 921 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 922 sec4_sg_bytes, GFP_DMA | flags); 923 if (!edesc) { 924 dev_err(jrdev, "could not allocate extended descriptor\n"); 925 return -ENOMEM; 926 } 927 928 sh_len = desc_len(sh_desc); 929 desc = edesc->hw_desc; 930 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | HDR_REVERSE); 931 932 edesc->sec4_sg_bytes = sec4_sg_bytes; 933 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 934 DESC_JOB_IO_LEN; 935 edesc->src_nents = 0; 936 937 ret = ctx_map_to_sec4_sg(desc, jrdev, state, ctx->ctx_len, 938 edesc->sec4_sg, DMA_TO_DEVICE); 939 if (ret) 940 return ret; 941 942 state->buf_dma = try_buf_map_to_sec4_sg(jrdev, edesc->sec4_sg + 1, 943 buf, state->buf_dma, buflen, 944 last_buflen); 945 (edesc->sec4_sg + sec4_sg_bytes - 1)->len |= SEC4_SG_LEN_FIN; 946 947 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 948 sec4_sg_bytes, DMA_TO_DEVICE); 949 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 950 dev_err(jrdev, "unable to map S/G table\n"); 951 return -ENOMEM; 952 } 953 954 append_seq_in_ptr(desc, edesc->sec4_sg_dma, ctx->ctx_len + buflen, 955 LDST_SGF); 956 957 edesc->dst_dma = map_seq_out_ptr_result(desc, jrdev, req->result, 958 digestsize); 959 if (dma_mapping_error(jrdev, edesc->dst_dma)) { 960 dev_err(jrdev, "unable to map dst\n"); 961 return -ENOMEM; 962 } 963 964 #ifdef DEBUG 965 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 966 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 967 #endif 968 969 ret = caam_jr_enqueue(jrdev, desc, ahash_done_ctx_src, req); 970 if (!ret) { 971 ret = -EINPROGRESS; 972 } else { 973 ahash_unmap_ctx(jrdev, edesc, req, digestsize, DMA_FROM_DEVICE); 974 kfree(edesc); 975 } 976 977 return ret; 978 } 979 980 static int ahash_finup_ctx(struct ahash_request *req) 981 { 982 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 983 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 984 struct caam_hash_state *state = ahash_request_ctx(req); 985 struct device *jrdev = ctx->jrdev; 986 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 987 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 988 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 989 int buflen = state->current_buf ? state->buflen_1 : state->buflen_0; 990 int last_buflen = state->current_buf ? state->buflen_0 : 991 state->buflen_1; 992 u32 *sh_desc = ctx->sh_desc_finup, *desc; 993 dma_addr_t ptr = ctx->sh_desc_finup_dma; 994 int sec4_sg_bytes, sec4_sg_src_index; 995 int src_nents; 996 int digestsize = crypto_ahash_digestsize(ahash); 997 struct ahash_edesc *edesc; 998 bool chained = false; 999 int ret = 0; 1000 int sh_len; 1001 1002 src_nents = __sg_count(req->src, req->nbytes, &chained); 1003 sec4_sg_src_index = 1 + (buflen ? 1 : 0); 1004 sec4_sg_bytes = (sec4_sg_src_index + src_nents) * 1005 sizeof(struct sec4_sg_entry); 1006 1007 /* allocate space for base edesc and hw desc commands, link tables */ 1008 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 1009 sec4_sg_bytes, GFP_DMA | flags); 1010 if (!edesc) { 1011 dev_err(jrdev, "could not allocate extended descriptor\n"); 1012 return -ENOMEM; 1013 } 1014 1015 sh_len = desc_len(sh_desc); 1016 desc = edesc->hw_desc; 1017 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | HDR_REVERSE); 1018 1019 edesc->src_nents = src_nents; 1020 edesc->chained = chained; 1021 edesc->sec4_sg_bytes = sec4_sg_bytes; 1022 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 1023 DESC_JOB_IO_LEN; 1024 1025 ret = ctx_map_to_sec4_sg(desc, jrdev, state, ctx->ctx_len, 1026 edesc->sec4_sg, DMA_TO_DEVICE); 1027 if (ret) 1028 return ret; 1029 1030 state->buf_dma = try_buf_map_to_sec4_sg(jrdev, edesc->sec4_sg + 1, 1031 buf, state->buf_dma, buflen, 1032 last_buflen); 1033 1034 src_map_to_sec4_sg(jrdev, req->src, src_nents, edesc->sec4_sg + 1035 sec4_sg_src_index, chained); 1036 1037 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 1038 sec4_sg_bytes, DMA_TO_DEVICE); 1039 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 1040 dev_err(jrdev, "unable to map S/G table\n"); 1041 return -ENOMEM; 1042 } 1043 1044 append_seq_in_ptr(desc, edesc->sec4_sg_dma, ctx->ctx_len + 1045 buflen + req->nbytes, LDST_SGF); 1046 1047 edesc->dst_dma = map_seq_out_ptr_result(desc, jrdev, req->result, 1048 digestsize); 1049 if (dma_mapping_error(jrdev, edesc->dst_dma)) { 1050 dev_err(jrdev, "unable to map dst\n"); 1051 return -ENOMEM; 1052 } 1053 1054 #ifdef DEBUG 1055 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1056 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 1057 #endif 1058 1059 ret = caam_jr_enqueue(jrdev, desc, ahash_done_ctx_src, req); 1060 if (!ret) { 1061 ret = -EINPROGRESS; 1062 } else { 1063 ahash_unmap_ctx(jrdev, edesc, req, digestsize, DMA_FROM_DEVICE); 1064 kfree(edesc); 1065 } 1066 1067 return ret; 1068 } 1069 1070 static int ahash_digest(struct ahash_request *req) 1071 { 1072 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1073 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1074 struct device *jrdev = ctx->jrdev; 1075 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 1076 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 1077 u32 *sh_desc = ctx->sh_desc_digest, *desc; 1078 dma_addr_t ptr = ctx->sh_desc_digest_dma; 1079 int digestsize = crypto_ahash_digestsize(ahash); 1080 int src_nents, sec4_sg_bytes; 1081 dma_addr_t src_dma; 1082 struct ahash_edesc *edesc; 1083 bool chained = false; 1084 int ret = 0; 1085 u32 options; 1086 int sh_len; 1087 1088 src_nents = sg_count(req->src, req->nbytes, &chained); 1089 dma_map_sg_chained(jrdev, req->src, src_nents ? : 1, DMA_TO_DEVICE, 1090 chained); 1091 sec4_sg_bytes = src_nents * sizeof(struct sec4_sg_entry); 1092 1093 /* allocate space for base edesc and hw desc commands, link tables */ 1094 edesc = kmalloc(sizeof(struct ahash_edesc) + sec4_sg_bytes + 1095 DESC_JOB_IO_LEN, GFP_DMA | flags); 1096 if (!edesc) { 1097 dev_err(jrdev, "could not allocate extended descriptor\n"); 1098 return -ENOMEM; 1099 } 1100 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 1101 DESC_JOB_IO_LEN; 1102 edesc->sec4_sg_bytes = sec4_sg_bytes; 1103 edesc->src_nents = src_nents; 1104 edesc->chained = chained; 1105 1106 sh_len = desc_len(sh_desc); 1107 desc = edesc->hw_desc; 1108 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | HDR_REVERSE); 1109 1110 if (src_nents) { 1111 sg_to_sec4_sg_last(req->src, src_nents, edesc->sec4_sg, 0); 1112 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 1113 sec4_sg_bytes, DMA_TO_DEVICE); 1114 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 1115 dev_err(jrdev, "unable to map S/G table\n"); 1116 return -ENOMEM; 1117 } 1118 src_dma = edesc->sec4_sg_dma; 1119 options = LDST_SGF; 1120 } else { 1121 src_dma = sg_dma_address(req->src); 1122 options = 0; 1123 } 1124 append_seq_in_ptr(desc, src_dma, req->nbytes, options); 1125 1126 edesc->dst_dma = map_seq_out_ptr_result(desc, jrdev, req->result, 1127 digestsize); 1128 if (dma_mapping_error(jrdev, edesc->dst_dma)) { 1129 dev_err(jrdev, "unable to map dst\n"); 1130 return -ENOMEM; 1131 } 1132 1133 #ifdef DEBUG 1134 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1135 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 1136 #endif 1137 1138 ret = caam_jr_enqueue(jrdev, desc, ahash_done, req); 1139 if (!ret) { 1140 ret = -EINPROGRESS; 1141 } else { 1142 ahash_unmap(jrdev, edesc, req, digestsize); 1143 kfree(edesc); 1144 } 1145 1146 return ret; 1147 } 1148 1149 /* submit ahash final if it the first job descriptor */ 1150 static int ahash_final_no_ctx(struct ahash_request *req) 1151 { 1152 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1153 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1154 struct caam_hash_state *state = ahash_request_ctx(req); 1155 struct device *jrdev = ctx->jrdev; 1156 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 1157 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 1158 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 1159 int buflen = state->current_buf ? state->buflen_1 : state->buflen_0; 1160 u32 *sh_desc = ctx->sh_desc_digest, *desc; 1161 dma_addr_t ptr = ctx->sh_desc_digest_dma; 1162 int digestsize = crypto_ahash_digestsize(ahash); 1163 struct ahash_edesc *edesc; 1164 int ret = 0; 1165 int sh_len; 1166 1167 /* allocate space for base edesc and hw desc commands, link tables */ 1168 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN, 1169 GFP_DMA | flags); 1170 if (!edesc) { 1171 dev_err(jrdev, "could not allocate extended descriptor\n"); 1172 return -ENOMEM; 1173 } 1174 1175 edesc->sec4_sg_bytes = 0; 1176 sh_len = desc_len(sh_desc); 1177 desc = edesc->hw_desc; 1178 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | HDR_REVERSE); 1179 1180 state->buf_dma = dma_map_single(jrdev, buf, buflen, DMA_TO_DEVICE); 1181 if (dma_mapping_error(jrdev, state->buf_dma)) { 1182 dev_err(jrdev, "unable to map src\n"); 1183 return -ENOMEM; 1184 } 1185 1186 append_seq_in_ptr(desc, state->buf_dma, buflen, 0); 1187 1188 edesc->dst_dma = map_seq_out_ptr_result(desc, jrdev, req->result, 1189 digestsize); 1190 if (dma_mapping_error(jrdev, edesc->dst_dma)) { 1191 dev_err(jrdev, "unable to map dst\n"); 1192 return -ENOMEM; 1193 } 1194 edesc->src_nents = 0; 1195 1196 #ifdef DEBUG 1197 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1198 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 1199 #endif 1200 1201 ret = caam_jr_enqueue(jrdev, desc, ahash_done, req); 1202 if (!ret) { 1203 ret = -EINPROGRESS; 1204 } else { 1205 ahash_unmap(jrdev, edesc, req, digestsize); 1206 kfree(edesc); 1207 } 1208 1209 return ret; 1210 } 1211 1212 /* submit ahash update if it the first job descriptor after update */ 1213 static int ahash_update_no_ctx(struct ahash_request *req) 1214 { 1215 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1216 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1217 struct caam_hash_state *state = ahash_request_ctx(req); 1218 struct device *jrdev = ctx->jrdev; 1219 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 1220 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 1221 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 1222 int *buflen = state->current_buf ? &state->buflen_1 : &state->buflen_0; 1223 u8 *next_buf = state->current_buf ? state->buf_0 : state->buf_1; 1224 int *next_buflen = state->current_buf ? &state->buflen_0 : 1225 &state->buflen_1; 1226 int in_len = *buflen + req->nbytes, to_hash; 1227 int sec4_sg_bytes, src_nents; 1228 struct ahash_edesc *edesc; 1229 u32 *desc, *sh_desc = ctx->sh_desc_update_first; 1230 dma_addr_t ptr = ctx->sh_desc_update_first_dma; 1231 bool chained = false; 1232 int ret = 0; 1233 int sh_len; 1234 1235 *next_buflen = in_len & (crypto_tfm_alg_blocksize(&ahash->base) - 1); 1236 to_hash = in_len - *next_buflen; 1237 1238 if (to_hash) { 1239 src_nents = __sg_count(req->src, req->nbytes - (*next_buflen), 1240 &chained); 1241 sec4_sg_bytes = (1 + src_nents) * 1242 sizeof(struct sec4_sg_entry); 1243 1244 /* 1245 * allocate space for base edesc and hw desc commands, 1246 * link tables 1247 */ 1248 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 1249 sec4_sg_bytes, GFP_DMA | flags); 1250 if (!edesc) { 1251 dev_err(jrdev, 1252 "could not allocate extended descriptor\n"); 1253 return -ENOMEM; 1254 } 1255 1256 edesc->src_nents = src_nents; 1257 edesc->chained = chained; 1258 edesc->sec4_sg_bytes = sec4_sg_bytes; 1259 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 1260 DESC_JOB_IO_LEN; 1261 edesc->dst_dma = 0; 1262 1263 state->buf_dma = buf_map_to_sec4_sg(jrdev, edesc->sec4_sg, 1264 buf, *buflen); 1265 src_map_to_sec4_sg(jrdev, req->src, src_nents, 1266 edesc->sec4_sg + 1, chained); 1267 if (*next_buflen) { 1268 scatterwalk_map_and_copy(next_buf, req->src, 1269 to_hash - *buflen, 1270 *next_buflen, 0); 1271 state->current_buf = !state->current_buf; 1272 } 1273 1274 sh_len = desc_len(sh_desc); 1275 desc = edesc->hw_desc; 1276 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | 1277 HDR_REVERSE); 1278 1279 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 1280 sec4_sg_bytes, 1281 DMA_TO_DEVICE); 1282 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 1283 dev_err(jrdev, "unable to map S/G table\n"); 1284 return -ENOMEM; 1285 } 1286 1287 append_seq_in_ptr(desc, edesc->sec4_sg_dma, to_hash, LDST_SGF); 1288 1289 ret = map_seq_out_ptr_ctx(desc, jrdev, state, ctx->ctx_len); 1290 if (ret) 1291 return ret; 1292 1293 #ifdef DEBUG 1294 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1295 DUMP_PREFIX_ADDRESS, 16, 4, desc, 1296 desc_bytes(desc), 1); 1297 #endif 1298 1299 ret = caam_jr_enqueue(jrdev, desc, ahash_done_ctx_dst, req); 1300 if (!ret) { 1301 ret = -EINPROGRESS; 1302 state->update = ahash_update_ctx; 1303 state->finup = ahash_finup_ctx; 1304 state->final = ahash_final_ctx; 1305 } else { 1306 ahash_unmap_ctx(jrdev, edesc, req, ctx->ctx_len, 1307 DMA_TO_DEVICE); 1308 kfree(edesc); 1309 } 1310 } else if (*next_buflen) { 1311 scatterwalk_map_and_copy(buf + *buflen, req->src, 0, 1312 req->nbytes, 0); 1313 *buflen = *next_buflen; 1314 *next_buflen = 0; 1315 } 1316 #ifdef DEBUG 1317 print_hex_dump(KERN_ERR, "buf@"__stringify(__LINE__)": ", 1318 DUMP_PREFIX_ADDRESS, 16, 4, buf, *buflen, 1); 1319 print_hex_dump(KERN_ERR, "next buf@"__stringify(__LINE__)": ", 1320 DUMP_PREFIX_ADDRESS, 16, 4, next_buf, 1321 *next_buflen, 1); 1322 #endif 1323 1324 return ret; 1325 } 1326 1327 /* submit ahash finup if it the first job descriptor after update */ 1328 static int ahash_finup_no_ctx(struct ahash_request *req) 1329 { 1330 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1331 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1332 struct caam_hash_state *state = ahash_request_ctx(req); 1333 struct device *jrdev = ctx->jrdev; 1334 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 1335 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 1336 u8 *buf = state->current_buf ? state->buf_1 : state->buf_0; 1337 int buflen = state->current_buf ? state->buflen_1 : state->buflen_0; 1338 int last_buflen = state->current_buf ? state->buflen_0 : 1339 state->buflen_1; 1340 u32 *sh_desc = ctx->sh_desc_digest, *desc; 1341 dma_addr_t ptr = ctx->sh_desc_digest_dma; 1342 int sec4_sg_bytes, sec4_sg_src_index, src_nents; 1343 int digestsize = crypto_ahash_digestsize(ahash); 1344 struct ahash_edesc *edesc; 1345 bool chained = false; 1346 int sh_len; 1347 int ret = 0; 1348 1349 src_nents = __sg_count(req->src, req->nbytes, &chained); 1350 sec4_sg_src_index = 2; 1351 sec4_sg_bytes = (sec4_sg_src_index + src_nents) * 1352 sizeof(struct sec4_sg_entry); 1353 1354 /* allocate space for base edesc and hw desc commands, link tables */ 1355 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 1356 sec4_sg_bytes, GFP_DMA | flags); 1357 if (!edesc) { 1358 dev_err(jrdev, "could not allocate extended descriptor\n"); 1359 return -ENOMEM; 1360 } 1361 1362 sh_len = desc_len(sh_desc); 1363 desc = edesc->hw_desc; 1364 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | HDR_REVERSE); 1365 1366 edesc->src_nents = src_nents; 1367 edesc->chained = chained; 1368 edesc->sec4_sg_bytes = sec4_sg_bytes; 1369 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 1370 DESC_JOB_IO_LEN; 1371 1372 state->buf_dma = try_buf_map_to_sec4_sg(jrdev, edesc->sec4_sg, buf, 1373 state->buf_dma, buflen, 1374 last_buflen); 1375 1376 src_map_to_sec4_sg(jrdev, req->src, src_nents, edesc->sec4_sg + 1, 1377 chained); 1378 1379 edesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg, 1380 sec4_sg_bytes, DMA_TO_DEVICE); 1381 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 1382 dev_err(jrdev, "unable to map S/G table\n"); 1383 return -ENOMEM; 1384 } 1385 1386 append_seq_in_ptr(desc, edesc->sec4_sg_dma, buflen + 1387 req->nbytes, LDST_SGF); 1388 1389 edesc->dst_dma = map_seq_out_ptr_result(desc, jrdev, req->result, 1390 digestsize); 1391 if (dma_mapping_error(jrdev, edesc->dst_dma)) { 1392 dev_err(jrdev, "unable to map dst\n"); 1393 return -ENOMEM; 1394 } 1395 1396 #ifdef DEBUG 1397 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1398 DUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1); 1399 #endif 1400 1401 ret = caam_jr_enqueue(jrdev, desc, ahash_done, req); 1402 if (!ret) { 1403 ret = -EINPROGRESS; 1404 } else { 1405 ahash_unmap(jrdev, edesc, req, digestsize); 1406 kfree(edesc); 1407 } 1408 1409 return ret; 1410 } 1411 1412 /* submit first update job descriptor after init */ 1413 static int ahash_update_first(struct ahash_request *req) 1414 { 1415 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1416 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1417 struct caam_hash_state *state = ahash_request_ctx(req); 1418 struct device *jrdev = ctx->jrdev; 1419 gfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG | 1420 CRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC; 1421 u8 *next_buf = state->current_buf ? state->buf_1 : state->buf_0; 1422 int *next_buflen = state->current_buf ? 1423 &state->buflen_1 : &state->buflen_0; 1424 int to_hash; 1425 u32 *sh_desc = ctx->sh_desc_update_first, *desc; 1426 dma_addr_t ptr = ctx->sh_desc_update_first_dma; 1427 int sec4_sg_bytes, src_nents; 1428 dma_addr_t src_dma; 1429 u32 options; 1430 struct ahash_edesc *edesc; 1431 bool chained = false; 1432 int ret = 0; 1433 int sh_len; 1434 1435 *next_buflen = req->nbytes & (crypto_tfm_alg_blocksize(&ahash->base) - 1436 1); 1437 to_hash = req->nbytes - *next_buflen; 1438 1439 if (to_hash) { 1440 src_nents = sg_count(req->src, req->nbytes - (*next_buflen), 1441 &chained); 1442 dma_map_sg_chained(jrdev, req->src, src_nents ? : 1, 1443 DMA_TO_DEVICE, chained); 1444 sec4_sg_bytes = src_nents * sizeof(struct sec4_sg_entry); 1445 1446 /* 1447 * allocate space for base edesc and hw desc commands, 1448 * link tables 1449 */ 1450 edesc = kmalloc(sizeof(struct ahash_edesc) + DESC_JOB_IO_LEN + 1451 sec4_sg_bytes, GFP_DMA | flags); 1452 if (!edesc) { 1453 dev_err(jrdev, 1454 "could not allocate extended descriptor\n"); 1455 return -ENOMEM; 1456 } 1457 1458 edesc->src_nents = src_nents; 1459 edesc->chained = chained; 1460 edesc->sec4_sg_bytes = sec4_sg_bytes; 1461 edesc->sec4_sg = (void *)edesc + sizeof(struct ahash_edesc) + 1462 DESC_JOB_IO_LEN; 1463 edesc->dst_dma = 0; 1464 1465 if (src_nents) { 1466 sg_to_sec4_sg_last(req->src, src_nents, 1467 edesc->sec4_sg, 0); 1468 edesc->sec4_sg_dma = dma_map_single(jrdev, 1469 edesc->sec4_sg, 1470 sec4_sg_bytes, 1471 DMA_TO_DEVICE); 1472 if (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) { 1473 dev_err(jrdev, "unable to map S/G table\n"); 1474 return -ENOMEM; 1475 } 1476 src_dma = edesc->sec4_sg_dma; 1477 options = LDST_SGF; 1478 } else { 1479 src_dma = sg_dma_address(req->src); 1480 options = 0; 1481 } 1482 1483 if (*next_buflen) 1484 scatterwalk_map_and_copy(next_buf, req->src, to_hash, 1485 *next_buflen, 0); 1486 1487 sh_len = desc_len(sh_desc); 1488 desc = edesc->hw_desc; 1489 init_job_desc_shared(desc, ptr, sh_len, HDR_SHARE_DEFER | 1490 HDR_REVERSE); 1491 1492 append_seq_in_ptr(desc, src_dma, to_hash, options); 1493 1494 ret = map_seq_out_ptr_ctx(desc, jrdev, state, ctx->ctx_len); 1495 if (ret) 1496 return ret; 1497 1498 #ifdef DEBUG 1499 print_hex_dump(KERN_ERR, "jobdesc@"__stringify(__LINE__)": ", 1500 DUMP_PREFIX_ADDRESS, 16, 4, desc, 1501 desc_bytes(desc), 1); 1502 #endif 1503 1504 ret = caam_jr_enqueue(jrdev, desc, ahash_done_ctx_dst, 1505 req); 1506 if (!ret) { 1507 ret = -EINPROGRESS; 1508 state->update = ahash_update_ctx; 1509 state->finup = ahash_finup_ctx; 1510 state->final = ahash_final_ctx; 1511 } else { 1512 ahash_unmap_ctx(jrdev, edesc, req, ctx->ctx_len, 1513 DMA_TO_DEVICE); 1514 kfree(edesc); 1515 } 1516 } else if (*next_buflen) { 1517 state->update = ahash_update_no_ctx; 1518 state->finup = ahash_finup_no_ctx; 1519 state->final = ahash_final_no_ctx; 1520 scatterwalk_map_and_copy(next_buf, req->src, 0, 1521 req->nbytes, 0); 1522 } 1523 #ifdef DEBUG 1524 print_hex_dump(KERN_ERR, "next buf@"__stringify(__LINE__)": ", 1525 DUMP_PREFIX_ADDRESS, 16, 4, next_buf, 1526 *next_buflen, 1); 1527 #endif 1528 1529 return ret; 1530 } 1531 1532 static int ahash_finup_first(struct ahash_request *req) 1533 { 1534 return ahash_digest(req); 1535 } 1536 1537 static int ahash_init(struct ahash_request *req) 1538 { 1539 struct caam_hash_state *state = ahash_request_ctx(req); 1540 1541 state->update = ahash_update_first; 1542 state->finup = ahash_finup_first; 1543 state->final = ahash_final_no_ctx; 1544 1545 state->current_buf = 0; 1546 state->buf_dma = 0; 1547 1548 return 0; 1549 } 1550 1551 static int ahash_update(struct ahash_request *req) 1552 { 1553 struct caam_hash_state *state = ahash_request_ctx(req); 1554 1555 return state->update(req); 1556 } 1557 1558 static int ahash_finup(struct ahash_request *req) 1559 { 1560 struct caam_hash_state *state = ahash_request_ctx(req); 1561 1562 return state->finup(req); 1563 } 1564 1565 static int ahash_final(struct ahash_request *req) 1566 { 1567 struct caam_hash_state *state = ahash_request_ctx(req); 1568 1569 return state->final(req); 1570 } 1571 1572 static int ahash_export(struct ahash_request *req, void *out) 1573 { 1574 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1575 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1576 struct caam_hash_state *state = ahash_request_ctx(req); 1577 1578 memcpy(out, ctx, sizeof(struct caam_hash_ctx)); 1579 memcpy(out + sizeof(struct caam_hash_ctx), state, 1580 sizeof(struct caam_hash_state)); 1581 return 0; 1582 } 1583 1584 static int ahash_import(struct ahash_request *req, const void *in) 1585 { 1586 struct crypto_ahash *ahash = crypto_ahash_reqtfm(req); 1587 struct caam_hash_ctx *ctx = crypto_ahash_ctx(ahash); 1588 struct caam_hash_state *state = ahash_request_ctx(req); 1589 1590 memcpy(ctx, in, sizeof(struct caam_hash_ctx)); 1591 memcpy(state, in + sizeof(struct caam_hash_ctx), 1592 sizeof(struct caam_hash_state)); 1593 return 0; 1594 } 1595 1596 struct caam_hash_template { 1597 char name[CRYPTO_MAX_ALG_NAME]; 1598 char driver_name[CRYPTO_MAX_ALG_NAME]; 1599 char hmac_name[CRYPTO_MAX_ALG_NAME]; 1600 char hmac_driver_name[CRYPTO_MAX_ALG_NAME]; 1601 unsigned int blocksize; 1602 struct ahash_alg template_ahash; 1603 u32 alg_type; 1604 u32 alg_op; 1605 }; 1606 1607 /* ahash descriptors */ 1608 static struct caam_hash_template driver_hash[] = { 1609 { 1610 .name = "sha1", 1611 .driver_name = "sha1-caam", 1612 .hmac_name = "hmac(sha1)", 1613 .hmac_driver_name = "hmac-sha1-caam", 1614 .blocksize = SHA1_BLOCK_SIZE, 1615 .template_ahash = { 1616 .init = ahash_init, 1617 .update = ahash_update, 1618 .final = ahash_final, 1619 .finup = ahash_finup, 1620 .digest = ahash_digest, 1621 .export = ahash_export, 1622 .import = ahash_import, 1623 .setkey = ahash_setkey, 1624 .halg = { 1625 .digestsize = SHA1_DIGEST_SIZE, 1626 }, 1627 }, 1628 .alg_type = OP_ALG_ALGSEL_SHA1, 1629 .alg_op = OP_ALG_ALGSEL_SHA1 | OP_ALG_AAI_HMAC, 1630 }, { 1631 .name = "sha224", 1632 .driver_name = "sha224-caam", 1633 .hmac_name = "hmac(sha224)", 1634 .hmac_driver_name = "hmac-sha224-caam", 1635 .blocksize = SHA224_BLOCK_SIZE, 1636 .template_ahash = { 1637 .init = ahash_init, 1638 .update = ahash_update, 1639 .final = ahash_final, 1640 .finup = ahash_finup, 1641 .digest = ahash_digest, 1642 .export = ahash_export, 1643 .import = ahash_import, 1644 .setkey = ahash_setkey, 1645 .halg = { 1646 .digestsize = SHA224_DIGEST_SIZE, 1647 }, 1648 }, 1649 .alg_type = OP_ALG_ALGSEL_SHA224, 1650 .alg_op = OP_ALG_ALGSEL_SHA224 | OP_ALG_AAI_HMAC, 1651 }, { 1652 .name = "sha256", 1653 .driver_name = "sha256-caam", 1654 .hmac_name = "hmac(sha256)", 1655 .hmac_driver_name = "hmac-sha256-caam", 1656 .blocksize = SHA256_BLOCK_SIZE, 1657 .template_ahash = { 1658 .init = ahash_init, 1659 .update = ahash_update, 1660 .final = ahash_final, 1661 .finup = ahash_finup, 1662 .digest = ahash_digest, 1663 .export = ahash_export, 1664 .import = ahash_import, 1665 .setkey = ahash_setkey, 1666 .halg = { 1667 .digestsize = SHA256_DIGEST_SIZE, 1668 }, 1669 }, 1670 .alg_type = OP_ALG_ALGSEL_SHA256, 1671 .alg_op = OP_ALG_ALGSEL_SHA256 | OP_ALG_AAI_HMAC, 1672 }, { 1673 .name = "sha384", 1674 .driver_name = "sha384-caam", 1675 .hmac_name = "hmac(sha384)", 1676 .hmac_driver_name = "hmac-sha384-caam", 1677 .blocksize = SHA384_BLOCK_SIZE, 1678 .template_ahash = { 1679 .init = ahash_init, 1680 .update = ahash_update, 1681 .final = ahash_final, 1682 .finup = ahash_finup, 1683 .digest = ahash_digest, 1684 .export = ahash_export, 1685 .import = ahash_import, 1686 .setkey = ahash_setkey, 1687 .halg = { 1688 .digestsize = SHA384_DIGEST_SIZE, 1689 }, 1690 }, 1691 .alg_type = OP_ALG_ALGSEL_SHA384, 1692 .alg_op = OP_ALG_ALGSEL_SHA384 | OP_ALG_AAI_HMAC, 1693 }, { 1694 .name = "sha512", 1695 .driver_name = "sha512-caam", 1696 .hmac_name = "hmac(sha512)", 1697 .hmac_driver_name = "hmac-sha512-caam", 1698 .blocksize = SHA512_BLOCK_SIZE, 1699 .template_ahash = { 1700 .init = ahash_init, 1701 .update = ahash_update, 1702 .final = ahash_final, 1703 .finup = ahash_finup, 1704 .digest = ahash_digest, 1705 .export = ahash_export, 1706 .import = ahash_import, 1707 .setkey = ahash_setkey, 1708 .halg = { 1709 .digestsize = SHA512_DIGEST_SIZE, 1710 }, 1711 }, 1712 .alg_type = OP_ALG_ALGSEL_SHA512, 1713 .alg_op = OP_ALG_ALGSEL_SHA512 | OP_ALG_AAI_HMAC, 1714 }, { 1715 .name = "md5", 1716 .driver_name = "md5-caam", 1717 .hmac_name = "hmac(md5)", 1718 .hmac_driver_name = "hmac-md5-caam", 1719 .blocksize = MD5_BLOCK_WORDS * 4, 1720 .template_ahash = { 1721 .init = ahash_init, 1722 .update = ahash_update, 1723 .final = ahash_final, 1724 .finup = ahash_finup, 1725 .digest = ahash_digest, 1726 .export = ahash_export, 1727 .import = ahash_import, 1728 .setkey = ahash_setkey, 1729 .halg = { 1730 .digestsize = MD5_DIGEST_SIZE, 1731 }, 1732 }, 1733 .alg_type = OP_ALG_ALGSEL_MD5, 1734 .alg_op = OP_ALG_ALGSEL_MD5 | OP_ALG_AAI_HMAC, 1735 }, 1736 }; 1737 1738 struct caam_hash_alg { 1739 struct list_head entry; 1740 int alg_type; 1741 int alg_op; 1742 struct ahash_alg ahash_alg; 1743 }; 1744 1745 static int caam_hash_cra_init(struct crypto_tfm *tfm) 1746 { 1747 struct crypto_ahash *ahash = __crypto_ahash_cast(tfm); 1748 struct crypto_alg *base = tfm->__crt_alg; 1749 struct hash_alg_common *halg = 1750 container_of(base, struct hash_alg_common, base); 1751 struct ahash_alg *alg = 1752 container_of(halg, struct ahash_alg, halg); 1753 struct caam_hash_alg *caam_hash = 1754 container_of(alg, struct caam_hash_alg, ahash_alg); 1755 struct caam_hash_ctx *ctx = crypto_tfm_ctx(tfm); 1756 /* Sizes for MDHA running digests: MD5, SHA1, 224, 256, 384, 512 */ 1757 static const u8 runninglen[] = { HASH_MSG_LEN + MD5_DIGEST_SIZE, 1758 HASH_MSG_LEN + SHA1_DIGEST_SIZE, 1759 HASH_MSG_LEN + 32, 1760 HASH_MSG_LEN + SHA256_DIGEST_SIZE, 1761 HASH_MSG_LEN + 64, 1762 HASH_MSG_LEN + SHA512_DIGEST_SIZE }; 1763 int ret = 0; 1764 1765 /* 1766 * Get a Job ring from Job Ring driver to ensure in-order 1767 * crypto request processing per tfm 1768 */ 1769 ctx->jrdev = caam_jr_alloc(); 1770 if (IS_ERR(ctx->jrdev)) { 1771 pr_err("Job Ring Device allocation for transform failed\n"); 1772 return PTR_ERR(ctx->jrdev); 1773 } 1774 /* copy descriptor header template value */ 1775 ctx->alg_type = OP_TYPE_CLASS2_ALG | caam_hash->alg_type; 1776 ctx->alg_op = OP_TYPE_CLASS2_ALG | caam_hash->alg_op; 1777 1778 ctx->ctx_len = runninglen[(ctx->alg_op & OP_ALG_ALGSEL_SUBMASK) >> 1779 OP_ALG_ALGSEL_SHIFT]; 1780 1781 crypto_ahash_set_reqsize(__crypto_ahash_cast(tfm), 1782 sizeof(struct caam_hash_state)); 1783 1784 ret = ahash_set_sh_desc(ahash); 1785 1786 return ret; 1787 } 1788 1789 static void caam_hash_cra_exit(struct crypto_tfm *tfm) 1790 { 1791 struct caam_hash_ctx *ctx = crypto_tfm_ctx(tfm); 1792 1793 if (ctx->sh_desc_update_dma && 1794 !dma_mapping_error(ctx->jrdev, ctx->sh_desc_update_dma)) 1795 dma_unmap_single(ctx->jrdev, ctx->sh_desc_update_dma, 1796 desc_bytes(ctx->sh_desc_update), 1797 DMA_TO_DEVICE); 1798 if (ctx->sh_desc_update_first_dma && 1799 !dma_mapping_error(ctx->jrdev, ctx->sh_desc_update_first_dma)) 1800 dma_unmap_single(ctx->jrdev, ctx->sh_desc_update_first_dma, 1801 desc_bytes(ctx->sh_desc_update_first), 1802 DMA_TO_DEVICE); 1803 if (ctx->sh_desc_fin_dma && 1804 !dma_mapping_error(ctx->jrdev, ctx->sh_desc_fin_dma)) 1805 dma_unmap_single(ctx->jrdev, ctx->sh_desc_fin_dma, 1806 desc_bytes(ctx->sh_desc_fin), DMA_TO_DEVICE); 1807 if (ctx->sh_desc_digest_dma && 1808 !dma_mapping_error(ctx->jrdev, ctx->sh_desc_digest_dma)) 1809 dma_unmap_single(ctx->jrdev, ctx->sh_desc_digest_dma, 1810 desc_bytes(ctx->sh_desc_digest), 1811 DMA_TO_DEVICE); 1812 if (ctx->sh_desc_finup_dma && 1813 !dma_mapping_error(ctx->jrdev, ctx->sh_desc_finup_dma)) 1814 dma_unmap_single(ctx->jrdev, ctx->sh_desc_finup_dma, 1815 desc_bytes(ctx->sh_desc_finup), DMA_TO_DEVICE); 1816 1817 caam_jr_free(ctx->jrdev); 1818 } 1819 1820 static void __exit caam_algapi_hash_exit(void) 1821 { 1822 struct caam_hash_alg *t_alg, *n; 1823 1824 if (!hash_list.next) 1825 return; 1826 1827 list_for_each_entry_safe(t_alg, n, &hash_list, entry) { 1828 crypto_unregister_ahash(&t_alg->ahash_alg); 1829 list_del(&t_alg->entry); 1830 kfree(t_alg); 1831 } 1832 } 1833 1834 static struct caam_hash_alg * 1835 caam_hash_alloc(struct caam_hash_template *template, 1836 bool keyed) 1837 { 1838 struct caam_hash_alg *t_alg; 1839 struct ahash_alg *halg; 1840 struct crypto_alg *alg; 1841 1842 t_alg = kzalloc(sizeof(struct caam_hash_alg), GFP_KERNEL); 1843 if (!t_alg) { 1844 pr_err("failed to allocate t_alg\n"); 1845 return ERR_PTR(-ENOMEM); 1846 } 1847 1848 t_alg->ahash_alg = template->template_ahash; 1849 halg = &t_alg->ahash_alg; 1850 alg = &halg->halg.base; 1851 1852 if (keyed) { 1853 snprintf(alg->cra_name, CRYPTO_MAX_ALG_NAME, "%s", 1854 template->hmac_name); 1855 snprintf(alg->cra_driver_name, CRYPTO_MAX_ALG_NAME, "%s", 1856 template->hmac_driver_name); 1857 } else { 1858 snprintf(alg->cra_name, CRYPTO_MAX_ALG_NAME, "%s", 1859 template->name); 1860 snprintf(alg->cra_driver_name, CRYPTO_MAX_ALG_NAME, "%s", 1861 template->driver_name); 1862 } 1863 alg->cra_module = THIS_MODULE; 1864 alg->cra_init = caam_hash_cra_init; 1865 alg->cra_exit = caam_hash_cra_exit; 1866 alg->cra_ctxsize = sizeof(struct caam_hash_ctx); 1867 alg->cra_priority = CAAM_CRA_PRIORITY; 1868 alg->cra_blocksize = template->blocksize; 1869 alg->cra_alignmask = 0; 1870 alg->cra_flags = CRYPTO_ALG_ASYNC | CRYPTO_ALG_TYPE_AHASH; 1871 alg->cra_type = &crypto_ahash_type; 1872 1873 t_alg->alg_type = template->alg_type; 1874 t_alg->alg_op = template->alg_op; 1875 1876 return t_alg; 1877 } 1878 1879 static int __init caam_algapi_hash_init(void) 1880 { 1881 struct device_node *dev_node; 1882 struct platform_device *pdev; 1883 struct device *ctrldev; 1884 void *priv; 1885 int i = 0, err = 0; 1886 1887 dev_node = of_find_compatible_node(NULL, NULL, "fsl,sec-v4.0"); 1888 if (!dev_node) { 1889 dev_node = of_find_compatible_node(NULL, NULL, "fsl,sec4.0"); 1890 if (!dev_node) 1891 return -ENODEV; 1892 } 1893 1894 pdev = of_find_device_by_node(dev_node); 1895 if (!pdev) { 1896 of_node_put(dev_node); 1897 return -ENODEV; 1898 } 1899 1900 ctrldev = &pdev->dev; 1901 priv = dev_get_drvdata(ctrldev); 1902 of_node_put(dev_node); 1903 1904 /* 1905 * If priv is NULL, it's probably because the caam driver wasn't 1906 * properly initialized (e.g. RNG4 init failed). Thus, bail out here. 1907 */ 1908 if (!priv) 1909 return -ENODEV; 1910 1911 INIT_LIST_HEAD(&hash_list); 1912 1913 /* register crypto algorithms the device supports */ 1914 for (i = 0; i < ARRAY_SIZE(driver_hash); i++) { 1915 /* TODO: check if h/w supports alg */ 1916 struct caam_hash_alg *t_alg; 1917 1918 /* register hmac version */ 1919 t_alg = caam_hash_alloc(&driver_hash[i], true); 1920 if (IS_ERR(t_alg)) { 1921 err = PTR_ERR(t_alg); 1922 pr_warn("%s alg allocation failed\n", 1923 driver_hash[i].driver_name); 1924 continue; 1925 } 1926 1927 err = crypto_register_ahash(&t_alg->ahash_alg); 1928 if (err) { 1929 pr_warn("%s alg registration failed\n", 1930 t_alg->ahash_alg.halg.base.cra_driver_name); 1931 kfree(t_alg); 1932 } else 1933 list_add_tail(&t_alg->entry, &hash_list); 1934 1935 /* register unkeyed version */ 1936 t_alg = caam_hash_alloc(&driver_hash[i], false); 1937 if (IS_ERR(t_alg)) { 1938 err = PTR_ERR(t_alg); 1939 pr_warn("%s alg allocation failed\n", 1940 driver_hash[i].driver_name); 1941 continue; 1942 } 1943 1944 err = crypto_register_ahash(&t_alg->ahash_alg); 1945 if (err) { 1946 pr_warn("%s alg registration failed\n", 1947 t_alg->ahash_alg.halg.base.cra_driver_name); 1948 kfree(t_alg); 1949 } else 1950 list_add_tail(&t_alg->entry, &hash_list); 1951 } 1952 1953 return err; 1954 } 1955 1956 module_init(caam_algapi_hash_init); 1957 module_exit(caam_algapi_hash_exit); 1958 1959 MODULE_LICENSE("GPL"); 1960 MODULE_DESCRIPTION("FSL CAAM support for ahash functions of crypto API"); 1961 MODULE_AUTHOR("Freescale Semiconductor - NMG"); 1962