1c8b08822SBiju Das // SPDX-License-Identifier: GPL-2.0 2c8b08822SBiju Das /* 3c8b08822SBiju Das * RZ/G2UL CPG driver 4c8b08822SBiju Das * 5c8b08822SBiju Das * Copyright (C) 2022 Renesas Electronics Corp. 6c8b08822SBiju Das */ 7c8b08822SBiju Das 8c8b08822SBiju Das #include <linux/clk-provider.h> 9c8b08822SBiju Das #include <linux/device.h> 10c8b08822SBiju Das #include <linux/init.h> 11c8b08822SBiju Das #include <linux/kernel.h> 12c8b08822SBiju Das 13c8b08822SBiju Das #include <dt-bindings/clock/r9a07g043-cpg.h> 14c8b08822SBiju Das 15c8b08822SBiju Das #include "rzg2l-cpg.h" 16c8b08822SBiju Das 17c8b08822SBiju Das enum clk_ids { 18c8b08822SBiju Das /* Core Clock Outputs exported to DT */ 19c8b08822SBiju Das LAST_DT_CORE_CLK = R9A07G043_CLK_P0_DIV2, 20c8b08822SBiju Das 21c8b08822SBiju Das /* External Input Clocks */ 22c8b08822SBiju Das CLK_EXTAL, 23c8b08822SBiju Das 24c8b08822SBiju Das /* Internal Core Clocks */ 25c8b08822SBiju Das CLK_OSC_DIV1000, 26c8b08822SBiju Das CLK_PLL1, 27c8b08822SBiju Das CLK_PLL2, 28c8b08822SBiju Das CLK_PLL2_DIV2, 29c8b08822SBiju Das CLK_PLL2_DIV2_8, 30c8b08822SBiju Das CLK_PLL3, 31c8b08822SBiju Das CLK_PLL3_DIV2, 32c8b08822SBiju Das CLK_PLL3_DIV2_4, 33c8b08822SBiju Das CLK_PLL3_DIV2_4_2, 34c8b08822SBiju Das CLK_PLL5, 35f201eb84SBiju Das CLK_PLL5_500, 36f201eb84SBiju Das CLK_PLL5_250, 37c8b08822SBiju Das CLK_PLL6, 38f201eb84SBiju Das CLK_PLL6_250, 39c8b08822SBiju Das CLK_P1_DIV2, 40c8b08822SBiju Das 41c8b08822SBiju Das /* Module Clocks */ 42c8b08822SBiju Das MOD_CLK_BASE, 43c8b08822SBiju Das }; 44c8b08822SBiju Das 45c8b08822SBiju Das /* Divider tables */ 46c8b08822SBiju Das static const struct clk_div_table dtable_1_8[] = { 47c8b08822SBiju Das {0, 1}, 48c8b08822SBiju Das {1, 2}, 49c8b08822SBiju Das {2, 4}, 50c8b08822SBiju Das {3, 8}, 51c8b08822SBiju Das {0, 0}, 52c8b08822SBiju Das }; 53c8b08822SBiju Das 54c8b08822SBiju Das static const struct clk_div_table dtable_1_32[] = { 55c8b08822SBiju Das {0, 1}, 56c8b08822SBiju Das {1, 2}, 57c8b08822SBiju Das {2, 4}, 58c8b08822SBiju Das {3, 8}, 59c8b08822SBiju Das {4, 32}, 60c8b08822SBiju Das {0, 0}, 61c8b08822SBiju Das }; 62c8b08822SBiju Das 63f201eb84SBiju Das /* Mux clock tables */ 64f201eb84SBiju Das static const char * const sel_pll6_2[] = { ".pll6_250", ".pll5_250" }; 65f201eb84SBiju Das 66c8b08822SBiju Das static const struct cpg_core_clk r9a07g043_core_clks[] __initconst = { 67c8b08822SBiju Das /* External Clock Inputs */ 68c8b08822SBiju Das DEF_INPUT("extal", CLK_EXTAL), 69c8b08822SBiju Das 70c8b08822SBiju Das /* Internal Core Clocks */ 71c8b08822SBiju Das DEF_FIXED(".osc", R9A07G043_OSCCLK, CLK_EXTAL, 1, 1), 72c8b08822SBiju Das DEF_FIXED(".osc_div1000", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000), 73c8b08822SBiju Das DEF_SAMPLL(".pll1", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)), 74c8b08822SBiju Das DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), 75c8b08822SBiju Das DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), 76c8b08822SBiju Das DEF_FIXED(".pll2_div2_8", CLK_PLL2_DIV2_8, CLK_PLL2_DIV2, 1, 8), 77c8b08822SBiju Das DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), 78c8b08822SBiju Das DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), 79c8b08822SBiju Das DEF_FIXED(".pll3_div2_4", CLK_PLL3_DIV2_4, CLK_PLL3_DIV2, 1, 4), 80c8b08822SBiju Das DEF_FIXED(".pll3_div2_4_2", CLK_PLL3_DIV2_4_2, CLK_PLL3_DIV2_4, 1, 2), 81c8b08822SBiju Das DEF_FIXED(".pll5", CLK_PLL5, CLK_EXTAL, 125, 1), 82f201eb84SBiju Das DEF_FIXED(".pll5_500", CLK_PLL5_500, CLK_PLL5, 1, 6), 83f201eb84SBiju Das DEF_FIXED(".pll5_250", CLK_PLL5_250, CLK_PLL5_500, 1, 2), 84c8b08822SBiju Das DEF_FIXED(".pll6", CLK_PLL6, CLK_EXTAL, 125, 6), 85f201eb84SBiju Das DEF_FIXED(".pll6_250", CLK_PLL6_250, CLK_PLL6, 1, 2), 86c8b08822SBiju Das 87c8b08822SBiju Das /* Core output clk */ 88c8b08822SBiju Das DEF_DIV("I", R9A07G043_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8, 89c8b08822SBiju Das CLK_DIVIDER_HIWORD_MASK), 90c8b08822SBiju Das DEF_DIV("P0", R9A07G043_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, 91c8b08822SBiju Das dtable_1_32, CLK_DIVIDER_HIWORD_MASK), 92c8b08822SBiju Das DEF_DIV("P1", R9A07G043_CLK_P1, CLK_PLL3_DIV2_4, 93c8b08822SBiju Das DIVPL3B, dtable_1_32, CLK_DIVIDER_HIWORD_MASK), 94c8b08822SBiju Das DEF_FIXED("P1_DIV2", CLK_P1_DIV2, R9A07G043_CLK_P1, 1, 2), 95c8b08822SBiju Das DEF_DIV("P2", R9A07G043_CLK_P2, CLK_PLL3_DIV2_4_2, 96c8b08822SBiju Das DIVPL3A, dtable_1_32, CLK_DIVIDER_HIWORD_MASK), 97f201eb84SBiju Das DEF_FIXED("M0", R9A07G043_CLK_M0, CLK_PLL3_DIV2_4, 1, 1), 98f201eb84SBiju Das DEF_FIXED("ZT", R9A07G043_CLK_ZT, CLK_PLL3_DIV2_4_2, 1, 1), 99f201eb84SBiju Das DEF_MUX("HP", R9A07G043_CLK_HP, SEL_PLL6_2, 100f201eb84SBiju Das sel_pll6_2, ARRAY_SIZE(sel_pll6_2), 0, CLK_MUX_HIWORD_MASK), 101c8b08822SBiju Das }; 102c8b08822SBiju Das 103c8b08822SBiju Das static struct rzg2l_mod_clk r9a07g043_mod_clks[] = { 104c8b08822SBiju Das DEF_MOD("gic", R9A07G043_GIC600_GICCLK, R9A07G043_CLK_P1, 105c8b08822SBiju Das 0x514, 0), 106c8b08822SBiju Das DEF_MOD("ia55_pclk", R9A07G043_IA55_PCLK, R9A07G043_CLK_P2, 107c8b08822SBiju Das 0x518, 0), 108c8b08822SBiju Das DEF_MOD("ia55_clk", R9A07G043_IA55_CLK, R9A07G043_CLK_P1, 109c8b08822SBiju Das 0x518, 1), 110c8b08822SBiju Das DEF_MOD("dmac_aclk", R9A07G043_DMAC_ACLK, R9A07G043_CLK_P1, 111c8b08822SBiju Das 0x52c, 0), 112c8b08822SBiju Das DEF_MOD("dmac_pclk", R9A07G043_DMAC_PCLK, CLK_P1_DIV2, 113c8b08822SBiju Das 0x52c, 1), 114*e11f804aSBiju Das DEF_COUPLED("eth0_axi", R9A07G043_ETH0_CLK_AXI, R9A07G043_CLK_M0, 115*e11f804aSBiju Das 0x57c, 0), 116*e11f804aSBiju Das DEF_COUPLED("eth0_chi", R9A07G043_ETH0_CLK_CHI, R9A07G043_CLK_ZT, 117*e11f804aSBiju Das 0x57c, 0), 118*e11f804aSBiju Das DEF_COUPLED("eth1_axi", R9A07G043_ETH1_CLK_AXI, R9A07G043_CLK_M0, 119*e11f804aSBiju Das 0x57c, 1), 120*e11f804aSBiju Das DEF_COUPLED("eth1_chi", R9A07G043_ETH1_CLK_CHI, R9A07G043_CLK_ZT, 121*e11f804aSBiju Das 0x57c, 1), 122c8b08822SBiju Das DEF_MOD("scif0", R9A07G043_SCIF0_CLK_PCK, R9A07G043_CLK_P0, 123c8b08822SBiju Das 0x584, 0), 124c8b08822SBiju Das DEF_MOD("scif1", R9A07G043_SCIF1_CLK_PCK, R9A07G043_CLK_P0, 125c8b08822SBiju Das 0x584, 1), 126c8b08822SBiju Das DEF_MOD("scif2", R9A07G043_SCIF2_CLK_PCK, R9A07G043_CLK_P0, 127c8b08822SBiju Das 0x584, 2), 128c8b08822SBiju Das DEF_MOD("scif3", R9A07G043_SCIF3_CLK_PCK, R9A07G043_CLK_P0, 129c8b08822SBiju Das 0x584, 3), 130c8b08822SBiju Das DEF_MOD("scif4", R9A07G043_SCIF4_CLK_PCK, R9A07G043_CLK_P0, 131c8b08822SBiju Das 0x584, 4), 132c8b08822SBiju Das DEF_MOD("sci0", R9A07G043_SCI0_CLKP, R9A07G043_CLK_P0, 133c8b08822SBiju Das 0x588, 0), 134c8b08822SBiju Das DEF_MOD("sci1", R9A07G043_SCI1_CLKP, R9A07G043_CLK_P0, 135c8b08822SBiju Das 0x588, 1), 1366c185664SBiju Das DEF_MOD("gpio", R9A07G043_GPIO_HCLK, R9A07G043_OSCCLK, 1376c185664SBiju Das 0x598, 0), 138c8b08822SBiju Das }; 139c8b08822SBiju Das 140c8b08822SBiju Das static struct rzg2l_reset r9a07g043_resets[] = { 141c8b08822SBiju Das DEF_RST(R9A07G043_GIC600_GICRESET_N, 0x814, 0), 142c8b08822SBiju Das DEF_RST(R9A07G043_GIC600_DBG_GICRESET_N, 0x814, 1), 143c8b08822SBiju Das DEF_RST(R9A07G043_IA55_RESETN, 0x818, 0), 144c8b08822SBiju Das DEF_RST(R9A07G043_DMAC_ARESETN, 0x82c, 0), 145c8b08822SBiju Das DEF_RST(R9A07G043_DMAC_RST_ASYNC, 0x82c, 1), 146*e11f804aSBiju Das DEF_RST(R9A07G043_ETH0_RST_HW_N, 0x87c, 0), 147*e11f804aSBiju Das DEF_RST(R9A07G043_ETH1_RST_HW_N, 0x87c, 1), 148c8b08822SBiju Das DEF_RST(R9A07G043_SCIF0_RST_SYSTEM_N, 0x884, 0), 149c8b08822SBiju Das DEF_RST(R9A07G043_SCIF1_RST_SYSTEM_N, 0x884, 1), 150c8b08822SBiju Das DEF_RST(R9A07G043_SCIF2_RST_SYSTEM_N, 0x884, 2), 151c8b08822SBiju Das DEF_RST(R9A07G043_SCIF3_RST_SYSTEM_N, 0x884, 3), 152c8b08822SBiju Das DEF_RST(R9A07G043_SCIF4_RST_SYSTEM_N, 0x884, 4), 153c8b08822SBiju Das DEF_RST(R9A07G043_SCI0_RST, 0x888, 0), 154c8b08822SBiju Das DEF_RST(R9A07G043_SCI1_RST, 0x888, 1), 1556c185664SBiju Das DEF_RST(R9A07G043_GPIO_RSTN, 0x898, 0), 1566c185664SBiju Das DEF_RST(R9A07G043_GPIO_PORT_RESETN, 0x898, 1), 1576c185664SBiju Das DEF_RST(R9A07G043_GPIO_SPARE_RESETN, 0x898, 2), 158c8b08822SBiju Das }; 159c8b08822SBiju Das 160c8b08822SBiju Das static const unsigned int r9a07g043_crit_mod_clks[] __initconst = { 161c8b08822SBiju Das MOD_CLK_BASE + R9A07G043_GIC600_GICCLK, 162c8b08822SBiju Das MOD_CLK_BASE + R9A07G043_IA55_CLK, 163c8b08822SBiju Das MOD_CLK_BASE + R9A07G043_DMAC_ACLK, 164c8b08822SBiju Das }; 165c8b08822SBiju Das 166c8b08822SBiju Das const struct rzg2l_cpg_info r9a07g043_cpg_info = { 167c8b08822SBiju Das /* Core Clocks */ 168c8b08822SBiju Das .core_clks = r9a07g043_core_clks, 169c8b08822SBiju Das .num_core_clks = ARRAY_SIZE(r9a07g043_core_clks), 170c8b08822SBiju Das .last_dt_core_clk = LAST_DT_CORE_CLK, 171c8b08822SBiju Das .num_total_core_clks = MOD_CLK_BASE, 172c8b08822SBiju Das 173c8b08822SBiju Das /* Critical Module Clocks */ 174c8b08822SBiju Das .crit_mod_clks = r9a07g043_crit_mod_clks, 175c8b08822SBiju Das .num_crit_mod_clks = ARRAY_SIZE(r9a07g043_crit_mod_clks), 176c8b08822SBiju Das 177c8b08822SBiju Das /* Module Clocks */ 178c8b08822SBiju Das .mod_clks = r9a07g043_mod_clks, 179c8b08822SBiju Das .num_mod_clks = ARRAY_SIZE(r9a07g043_mod_clks), 180c8b08822SBiju Das .num_hw_mod_clks = R9A07G043_TSU_PCLK + 1, 181c8b08822SBiju Das 182c8b08822SBiju Das /* Resets */ 183c8b08822SBiju Das .resets = r9a07g043_resets, 184c8b08822SBiju Das .num_resets = R9A07G043_TSU_PRESETN + 1, /* Last reset ID + 1 */ 185c8b08822SBiju Das }; 186