111f68120SShawn Guo /* 211f68120SShawn Guo * Copyright (C) 2014 Freescale Semiconductor, Inc. 311f68120SShawn Guo * 411f68120SShawn Guo * The code contained herein is licensed under the GNU General Public 511f68120SShawn Guo * License. You may obtain a copy of the GNU General Public License 611f68120SShawn Guo * Version 2 or later at the following locations: 711f68120SShawn Guo * 811f68120SShawn Guo * http://www.opensource.org/licenses/gpl-license.html 911f68120SShawn Guo * http://www.gnu.org/copyleft/gpl.html 1011f68120SShawn Guo */ 1111f68120SShawn Guo 1211f68120SShawn Guo #include <dt-bindings/clock/imx6sx-clock.h> 1311f68120SShawn Guo #include <linux/clk.h> 1411f68120SShawn Guo #include <linux/clkdev.h> 1511f68120SShawn Guo #include <linux/err.h> 1611f68120SShawn Guo #include <linux/init.h> 1711f68120SShawn Guo #include <linux/io.h> 1811f68120SShawn Guo #include <linux/of.h> 1911f68120SShawn Guo #include <linux/of_address.h> 2011f68120SShawn Guo #include <linux/of_irq.h> 2111f68120SShawn Guo #include <linux/types.h> 2211f68120SShawn Guo 2311f68120SShawn Guo #include "clk.h" 2411f68120SShawn Guo 2511f68120SShawn Guo #define CCDR 0x4 2611f68120SShawn Guo #define BM_CCM_CCDR_MMDC_CH0_MASK (0x2 << 16) 2711f68120SShawn Guo 2811f68120SShawn Guo static const char *step_sels[] = { "osc", "pll2_pfd2_396m", }; 2911f68120SShawn Guo static const char *pll1_sw_sels[] = { "pll1_sys", "step", }; 3011f68120SShawn Guo static const char *periph_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", "pll2_198m", }; 3111f68120SShawn Guo static const char *periph2_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", "pll4_audio_div", }; 3211f68120SShawn Guo static const char *periph_clk2_sels[] = { "pll3_usb_otg", "osc", "osc", }; 3311f68120SShawn Guo static const char *periph2_clk2_sels[] = { "pll3_usb_otg", "osc", }; 3411f68120SShawn Guo static const char *periph_sels[] = { "periph_pre", "periph_clk2", }; 3511f68120SShawn Guo static const char *periph2_sels[] = { "periph2_pre", "periph2_clk2", }; 3611f68120SShawn Guo static const char *ocram_sels[] = { "periph", "pll2_pfd2_396m", "periph", "pll3_pfd1_540m", }; 3711f68120SShawn Guo static const char *audio_sels[] = { "pll4_audio_div", "pll3_pfd2_508m", "pll5_video_div", "pll3_usb_otg", }; 3811f68120SShawn Guo static const char *gpu_axi_sels[] = { "pll2_pfd2_396m", "pll3_pfd0_720m", "pll3_pfd1_540m", "pll2_bus", }; 3911f68120SShawn Guo static const char *gpu_core_sels[] = { "pll3_pfd1_540m", "pll3_pfd0_720m", "pll2_bus", "pll2_pfd2_396m", }; 4011f68120SShawn Guo static const char *ldb_di0_div_sels[] = { "ldb_di0_div_3_5", "ldb_di0_div_7", }; 4111f68120SShawn Guo static const char *ldb_di1_div_sels[] = { "ldb_di1_div_3_5", "ldb_di1_div_7", }; 4211f68120SShawn Guo static const char *ldb_di0_sels[] = { "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll2_pfd3_594m", "pll2_pfd1_594m", "pll3_pfd3_454m", }; 4311f68120SShawn Guo static const char *ldb_di1_sels[] = { "pll3_usb_otg", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll2_bus", "pll3_pfd3_454m", "pll3_pfd2_508m", }; 4411f68120SShawn Guo static const char *pcie_axi_sels[] = { "axi", "ahb", }; 4511f68120SShawn Guo static const char *ssi_sels[] = { "pll3_pfd2_508m", "pll5_video_div", "pll4_audio_div", }; 4611f68120SShawn Guo static const char *qspi1_sels[] = { "pll3_usb_otg", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll2_bus", "pll3_pfd3_454m", "pll3_pfd2_508m", }; 4711f68120SShawn Guo static const char *perclk_sels[] = { "ipg", "osc", }; 4811f68120SShawn Guo static const char *usdhc_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; 4911f68120SShawn Guo static const char *vid_sels[] = { "pll3_pfd1_540m", "pll3_usb_otg", "pll3_pfd3_454m", "pll4_audio_div", "pll5_video_div", }; 5011f68120SShawn Guo static const char *can_sels[] = { "pll3_60m", "osc", "pll3_80m", "dummy", }; 5111f68120SShawn Guo static const char *uart_sels[] = { "pll3_80m", "osc", }; 5211f68120SShawn Guo static const char *qspi2_sels[] = { "pll2_pfd0_352m", "pll2_bus", "pll3_usb_otg", "pll2_pfd2_396m", "pll3_pfd3_454m", "dummy", "dummy", "dummy", }; 5311f68120SShawn Guo static const char *enet_pre_sels[] = { "pll2_bus", "pll3_usb_otg", "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll3_pfd2_508m", }; 5411f68120SShawn Guo static const char *enet_sels[] = { "enet_podf", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 5511f68120SShawn Guo static const char *m4_pre_sels[] = { "pll2_bus", "pll3_usb_otg", "osc", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll3_pfd3_454m", }; 5611f68120SShawn Guo static const char *m4_sels[] = { "m4_pre_sel", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 5711f68120SShawn Guo static const char *eim_slow_sels[] = { "ocram", "pll3_usb_otg", "pll2_pfd2_396m", "pll2_pfd0_352m", }; 5811f68120SShawn Guo static const char *ecspi_sels[] = { "pll3_60m", "osc", }; 5911f68120SShawn Guo static const char *lcdif1_pre_sels[] = { "pll2_bus", "pll3_pfd3_454m", "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd1_594m", "pll3_pfd1_540m", }; 6011f68120SShawn Guo static const char *lcdif1_sels[] = { "lcdif1_podf", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 6111f68120SShawn Guo static const char *lcdif2_pre_sels[] = { "pll2_bus", "pll3_pfd3_454m", "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd3_594m", "pll3_pfd1_540m", }; 6211f68120SShawn Guo static const char *lcdif2_sels[] = { "lcdif2_podf", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 6311f68120SShawn Guo static const char *display_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll3_usb_otg", "pll3_pfd1_540m", }; 6411f68120SShawn Guo static const char *csi_sels[] = { "osc", "pll2_pfd2_396m", "pll3_120m", "pll3_pfd1_540m", }; 6511f68120SShawn Guo static const char *cko1_sels[] = { 66756a08c3SAnson Huang "dummy", "dummy", "dummy", "dummy", 67756a08c3SAnson Huang "vadc", "ocram", "qspi2", "m4", "enet_ahb", "lcdif2_pix", 68756a08c3SAnson Huang "lcdif1_pix", "ahb", "ipg", "perclk", "ckil", "pll4_audio_div", 6911f68120SShawn Guo }; 7011f68120SShawn Guo static const char *cko2_sels[] = { 7111f68120SShawn Guo "dummy", "mmdc_p0_fast", "usdhc4", "usdhc1", "dummy", "wrck", 7211f68120SShawn Guo "ecspi_root", "dummy", "usdhc3", "pcie", "arm", "csi_core", 73756a08c3SAnson Huang "display_axi", "dummy", "osc", "dummy", "dummy", 74756a08c3SAnson Huang "usdhc2", "ssi1", "ssi2", "ssi3", "gpu_axi_podf", "dummy", 75756a08c3SAnson Huang "can_podf", "lvds1_out", "qspi1", "esai_extal", "eim_slow", 76756a08c3SAnson Huang "uart_serial", "spdif", "audio", "dummy", 7711f68120SShawn Guo }; 7811f68120SShawn Guo static const char *cko_sels[] = { "cko1", "cko2", }; 7911f68120SShawn Guo static const char *lvds_sels[] = { 8011f68120SShawn Guo "arm", "pll1_sys", "dummy", "dummy", "dummy", "dummy", "dummy", "pll5_video_div", 8111f68120SShawn Guo "dummy", "dummy", "pcie_ref_125m", "dummy", "usbphy1", "usbphy2", 8211f68120SShawn Guo }; 835cc73ff7SAnson Huang static const char *pll_bypass_src_sels[] = { "osc", "lvds1_in", "lvds2_in", "dummy", }; 8411f68120SShawn Guo static const char *pll1_bypass_sels[] = { "pll1", "pll1_bypass_src", }; 8511f68120SShawn Guo static const char *pll2_bypass_sels[] = { "pll2", "pll2_bypass_src", }; 8611f68120SShawn Guo static const char *pll3_bypass_sels[] = { "pll3", "pll3_bypass_src", }; 8711f68120SShawn Guo static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; 8811f68120SShawn Guo static const char *pll5_bypass_sels[] = { "pll5", "pll5_bypass_src", }; 8911f68120SShawn Guo static const char *pll6_bypass_sels[] = { "pll6", "pll6_bypass_src", }; 9011f68120SShawn Guo static const char *pll7_bypass_sels[] = { "pll7", "pll7_bypass_src", }; 9111f68120SShawn Guo 9211f68120SShawn Guo static struct clk *clks[IMX6SX_CLK_CLK_END]; 9311f68120SShawn Guo static struct clk_onecell_data clk_data; 9411f68120SShawn Guo 95fdda6ee9SArvind Yadav static const struct clk_div_table clk_enet_ref_table[] = { 9611f68120SShawn Guo { .val = 0, .div = 20, }, 9711f68120SShawn Guo { .val = 1, .div = 10, }, 9811f68120SShawn Guo { .val = 2, .div = 5, }, 9911f68120SShawn Guo { .val = 3, .div = 4, }, 10011f68120SShawn Guo { } 10111f68120SShawn Guo }; 10211f68120SShawn Guo 103fdda6ee9SArvind Yadav static const struct clk_div_table post_div_table[] = { 10411f68120SShawn Guo { .val = 2, .div = 1, }, 10511f68120SShawn Guo { .val = 1, .div = 2, }, 10611f68120SShawn Guo { .val = 0, .div = 4, }, 10711f68120SShawn Guo { } 10811f68120SShawn Guo }; 10911f68120SShawn Guo 110fdda6ee9SArvind Yadav static const struct clk_div_table video_div_table[] = { 11111f68120SShawn Guo { .val = 0, .div = 1, }, 11211f68120SShawn Guo { .val = 1, .div = 2, }, 11311f68120SShawn Guo { .val = 2, .div = 1, }, 11411f68120SShawn Guo { .val = 3, .div = 4, }, 11511f68120SShawn Guo { } 11611f68120SShawn Guo }; 11711f68120SShawn Guo 11811f68120SShawn Guo static u32 share_count_asrc; 11911f68120SShawn Guo static u32 share_count_audio; 12011f68120SShawn Guo static u32 share_count_esai; 12111f68120SShawn Guo static u32 share_count_ssi1; 12211f68120SShawn Guo static u32 share_count_ssi2; 12311f68120SShawn Guo static u32 share_count_ssi3; 1240b55257eSFabio Estevam static u32 share_count_sai1; 1250b55257eSFabio Estevam static u32 share_count_sai2; 12611f68120SShawn Guo 1270822f933SLucas Stach static struct clk ** const uart_clks[] __initconst = { 1280822f933SLucas Stach &clks[IMX6SX_CLK_UART_IPG], 1290822f933SLucas Stach &clks[IMX6SX_CLK_UART_SERIAL], 1300822f933SLucas Stach NULL 1310822f933SLucas Stach }; 1320822f933SLucas Stach 13311f68120SShawn Guo static void __init imx6sx_clocks_init(struct device_node *ccm_node) 13411f68120SShawn Guo { 13511f68120SShawn Guo struct device_node *np; 13611f68120SShawn Guo void __iomem *base; 13711f68120SShawn Guo 13811f68120SShawn Guo clks[IMX6SX_CLK_DUMMY] = imx_clk_fixed("dummy", 0); 13911f68120SShawn Guo 14011f68120SShawn Guo clks[IMX6SX_CLK_CKIL] = of_clk_get_by_name(ccm_node, "ckil"); 14111f68120SShawn Guo clks[IMX6SX_CLK_OSC] = of_clk_get_by_name(ccm_node, "osc"); 14211f68120SShawn Guo 14311f68120SShawn Guo /* ipp_di clock is external input */ 14411f68120SShawn Guo clks[IMX6SX_CLK_IPP_DI0] = of_clk_get_by_name(ccm_node, "ipp_di0"); 14511f68120SShawn Guo clks[IMX6SX_CLK_IPP_DI1] = of_clk_get_by_name(ccm_node, "ipp_di1"); 14611f68120SShawn Guo 1475cc73ff7SAnson Huang /* Clock source from external clock via CLK1/2 PAD */ 1485cc73ff7SAnson Huang clks[IMX6SX_CLK_ANACLK1] = of_clk_get_by_name(ccm_node, "anaclk1"); 1495cc73ff7SAnson Huang clks[IMX6SX_CLK_ANACLK2] = of_clk_get_by_name(ccm_node, "anaclk2"); 15011f68120SShawn Guo 15111f68120SShawn Guo np = of_find_compatible_node(NULL, NULL, "fsl,imx6sx-anatop"); 15211f68120SShawn Guo base = of_iomap(np, 0); 15311f68120SShawn Guo WARN_ON(!base); 1541731e14fSYangtao Li of_node_put(np); 15511f68120SShawn Guo 15611f68120SShawn Guo clks[IMX6SX_PLL1_BYPASS_SRC] = imx_clk_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 15711f68120SShawn Guo clks[IMX6SX_PLL2_BYPASS_SRC] = imx_clk_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 15811f68120SShawn Guo clks[IMX6SX_PLL3_BYPASS_SRC] = imx_clk_mux("pll3_bypass_src", base + 0x10, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 15911f68120SShawn Guo clks[IMX6SX_PLL4_BYPASS_SRC] = imx_clk_mux("pll4_bypass_src", base + 0x70, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 16011f68120SShawn Guo clks[IMX6SX_PLL5_BYPASS_SRC] = imx_clk_mux("pll5_bypass_src", base + 0xa0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 16111f68120SShawn Guo clks[IMX6SX_PLL6_BYPASS_SRC] = imx_clk_mux("pll6_bypass_src", base + 0xe0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 16211f68120SShawn Guo clks[IMX6SX_PLL7_BYPASS_SRC] = imx_clk_mux("pll7_bypass_src", base + 0x20, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 16311f68120SShawn Guo 16411f68120SShawn Guo /* type name parent_name base div_mask */ 165f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL1] = imx_clk_pllv3(IMX_PLLV3_SYS, "pll1", "osc", base + 0x00, 0x7f); 166f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL2] = imx_clk_pllv3(IMX_PLLV3_GENERIC, "pll2", "osc", base + 0x30, 0x1); 167f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL3] = imx_clk_pllv3(IMX_PLLV3_USB, "pll3", "osc", base + 0x10, 0x3); 168f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL4] = imx_clk_pllv3(IMX_PLLV3_AV, "pll4", "osc", base + 0x70, 0x7f); 169f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL5] = imx_clk_pllv3(IMX_PLLV3_AV, "pll5", "osc", base + 0xa0, 0x7f); 170f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL6] = imx_clk_pllv3(IMX_PLLV3_ENET, "pll6", "osc", base + 0xe0, 0x3); 171f83d3163SDong Aisheng clks[IMX6SX_CLK_PLL7] = imx_clk_pllv3(IMX_PLLV3_USB, "pll7", "osc", base + 0x20, 0x3); 17211f68120SShawn Guo 17311f68120SShawn Guo clks[IMX6SX_PLL1_BYPASS] = imx_clk_mux_flags("pll1_bypass", base + 0x00, 16, 1, pll1_bypass_sels, ARRAY_SIZE(pll1_bypass_sels), CLK_SET_RATE_PARENT); 17411f68120SShawn Guo clks[IMX6SX_PLL2_BYPASS] = imx_clk_mux_flags("pll2_bypass", base + 0x30, 16, 1, pll2_bypass_sels, ARRAY_SIZE(pll2_bypass_sels), CLK_SET_RATE_PARENT); 17511f68120SShawn Guo clks[IMX6SX_PLL3_BYPASS] = imx_clk_mux_flags("pll3_bypass", base + 0x10, 16, 1, pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sels), CLK_SET_RATE_PARENT); 17611f68120SShawn Guo clks[IMX6SX_PLL4_BYPASS] = imx_clk_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); 17711f68120SShawn Guo clks[IMX6SX_PLL5_BYPASS] = imx_clk_mux_flags("pll5_bypass", base + 0xa0, 16, 1, pll5_bypass_sels, ARRAY_SIZE(pll5_bypass_sels), CLK_SET_RATE_PARENT); 17811f68120SShawn Guo clks[IMX6SX_PLL6_BYPASS] = imx_clk_mux_flags("pll6_bypass", base + 0xe0, 16, 1, pll6_bypass_sels, ARRAY_SIZE(pll6_bypass_sels), CLK_SET_RATE_PARENT); 17911f68120SShawn Guo clks[IMX6SX_PLL7_BYPASS] = imx_clk_mux_flags("pll7_bypass", base + 0x20, 16, 1, pll7_bypass_sels, ARRAY_SIZE(pll7_bypass_sels), CLK_SET_RATE_PARENT); 18011f68120SShawn Guo 18111f68120SShawn Guo /* Do not bypass PLLs initially */ 18211f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL1_BYPASS], clks[IMX6SX_CLK_PLL1]); 18311f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL2_BYPASS], clks[IMX6SX_CLK_PLL2]); 18411f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL3_BYPASS], clks[IMX6SX_CLK_PLL3]); 18511f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL4_BYPASS], clks[IMX6SX_CLK_PLL4]); 18611f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL5_BYPASS], clks[IMX6SX_CLK_PLL5]); 18711f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL6_BYPASS], clks[IMX6SX_CLK_PLL6]); 18811f68120SShawn Guo clk_set_parent(clks[IMX6SX_PLL7_BYPASS], clks[IMX6SX_CLK_PLL7]); 18911f68120SShawn Guo 19011f68120SShawn Guo clks[IMX6SX_CLK_PLL1_SYS] = imx_clk_gate("pll1_sys", "pll1_bypass", base + 0x00, 13); 19111f68120SShawn Guo clks[IMX6SX_CLK_PLL2_BUS] = imx_clk_gate("pll2_bus", "pll2_bypass", base + 0x30, 13); 19211f68120SShawn Guo clks[IMX6SX_CLK_PLL3_USB_OTG] = imx_clk_gate("pll3_usb_otg", "pll3_bypass", base + 0x10, 13); 19311f68120SShawn Guo clks[IMX6SX_CLK_PLL4_AUDIO] = imx_clk_gate("pll4_audio", "pll4_bypass", base + 0x70, 13); 19411f68120SShawn Guo clks[IMX6SX_CLK_PLL5_VIDEO] = imx_clk_gate("pll5_video", "pll5_bypass", base + 0xa0, 13); 19511f68120SShawn Guo clks[IMX6SX_CLK_PLL6_ENET] = imx_clk_gate("pll6_enet", "pll6_bypass", base + 0xe0, 13); 19611f68120SShawn Guo clks[IMX6SX_CLK_PLL7_USB_HOST] = imx_clk_gate("pll7_usb_host", "pll7_bypass", base + 0x20, 13); 19711f68120SShawn Guo 19811f68120SShawn Guo /* 19911f68120SShawn Guo * Bit 20 is the reserved and read-only bit, we do this only for: 20011f68120SShawn Guo * - Do nothing for usbphy clk_enable/disable 20111f68120SShawn Guo * - Keep refcount when do usbphy clk_enable/disable, in that case, 20211f68120SShawn Guo * the clk framework may need to enable/disable usbphy's parent 20311f68120SShawn Guo */ 20411f68120SShawn Guo clks[IMX6SX_CLK_USBPHY1] = imx_clk_gate("usbphy1", "pll3_usb_otg", base + 0x10, 20); 20511f68120SShawn Guo clks[IMX6SX_CLK_USBPHY2] = imx_clk_gate("usbphy2", "pll7_usb_host", base + 0x20, 20); 20611f68120SShawn Guo 20711f68120SShawn Guo /* 20811f68120SShawn Guo * usbphy*_gate needs to be on after system boots up, and software 20911f68120SShawn Guo * never needs to control it anymore. 21011f68120SShawn Guo */ 21111f68120SShawn Guo clks[IMX6SX_CLK_USBPHY1_GATE] = imx_clk_gate("usbphy1_gate", "dummy", base + 0x10, 6); 21211f68120SShawn Guo clks[IMX6SX_CLK_USBPHY2_GATE] = imx_clk_gate("usbphy2_gate", "dummy", base + 0x20, 6); 21311f68120SShawn Guo 2144aa705b1SLinus Torvalds /* FIXME 100MHz is used for pcie ref for all imx6 pcie, excepted imx6q */ 21511f68120SShawn Guo clks[IMX6SX_CLK_PCIE_REF] = imx_clk_fixed_factor("pcie_ref", "pll6_enet", 1, 5); 21611f68120SShawn Guo clks[IMX6SX_CLK_PCIE_REF_125M] = imx_clk_gate("pcie_ref_125m", "pcie_ref", base + 0xe0, 19); 21711f68120SShawn Guo 21811f68120SShawn Guo clks[IMX6SX_CLK_LVDS1_OUT] = imx_clk_gate_exclusive("lvds1_out", "lvds1_sel", base + 0x160, 10, BIT(12)); 2195cc73ff7SAnson Huang clks[IMX6SX_CLK_LVDS2_OUT] = imx_clk_gate_exclusive("lvds2_out", "lvds2_sel", base + 0x160, 11, BIT(13)); 22011f68120SShawn Guo clks[IMX6SX_CLK_LVDS1_IN] = imx_clk_gate_exclusive("lvds1_in", "anaclk1", base + 0x160, 12, BIT(10)); 2215cc73ff7SAnson Huang clks[IMX6SX_CLK_LVDS2_IN] = imx_clk_gate_exclusive("lvds2_in", "anaclk2", base + 0x160, 13, BIT(11)); 22211f68120SShawn Guo 22311f68120SShawn Guo clks[IMX6SX_CLK_ENET_REF] = clk_register_divider_table(NULL, "enet_ref", "pll6_enet", 0, 22411f68120SShawn Guo base + 0xe0, 0, 2, 0, clk_enet_ref_table, 22511f68120SShawn Guo &imx_ccm_lock); 22611f68120SShawn Guo clks[IMX6SX_CLK_ENET2_REF] = clk_register_divider_table(NULL, "enet2_ref", "pll6_enet", 0, 22711f68120SShawn Guo base + 0xe0, 2, 2, 0, clk_enet_ref_table, 22811f68120SShawn Guo &imx_ccm_lock); 22911f68120SShawn Guo clks[IMX6SX_CLK_ENET2_REF_125M] = imx_clk_gate("enet2_ref_125m", "enet2_ref", base + 0xe0, 20); 23011f68120SShawn Guo 23111f68120SShawn Guo clks[IMX6SX_CLK_ENET_PTP_REF] = imx_clk_fixed_factor("enet_ptp_ref", "pll6_enet", 1, 20); 23211f68120SShawn Guo clks[IMX6SX_CLK_ENET_PTP] = imx_clk_gate("enet_ptp_25m", "enet_ptp_ref", base + 0xe0, 21); 23311f68120SShawn Guo 23411f68120SShawn Guo /* name parent_name reg idx */ 23511f68120SShawn Guo clks[IMX6SX_CLK_PLL2_PFD0] = imx_clk_pfd("pll2_pfd0_352m", "pll2_bus", base + 0x100, 0); 23611f68120SShawn Guo clks[IMX6SX_CLK_PLL2_PFD1] = imx_clk_pfd("pll2_pfd1_594m", "pll2_bus", base + 0x100, 1); 23711f68120SShawn Guo clks[IMX6SX_CLK_PLL2_PFD2] = imx_clk_pfd("pll2_pfd2_396m", "pll2_bus", base + 0x100, 2); 23811f68120SShawn Guo clks[IMX6SX_CLK_PLL2_PFD3] = imx_clk_pfd("pll2_pfd3_594m", "pll2_bus", base + 0x100, 3); 23911f68120SShawn Guo clks[IMX6SX_CLK_PLL3_PFD0] = imx_clk_pfd("pll3_pfd0_720m", "pll3_usb_otg", base + 0xf0, 0); 24011f68120SShawn Guo clks[IMX6SX_CLK_PLL3_PFD1] = imx_clk_pfd("pll3_pfd1_540m", "pll3_usb_otg", base + 0xf0, 1); 24111f68120SShawn Guo clks[IMX6SX_CLK_PLL3_PFD2] = imx_clk_pfd("pll3_pfd2_508m", "pll3_usb_otg", base + 0xf0, 2); 24211f68120SShawn Guo clks[IMX6SX_CLK_PLL3_PFD3] = imx_clk_pfd("pll3_pfd3_454m", "pll3_usb_otg", base + 0xf0, 3); 24311f68120SShawn Guo 24411f68120SShawn Guo /* name parent_name mult div */ 24511f68120SShawn Guo clks[IMX6SX_CLK_PLL2_198M] = imx_clk_fixed_factor("pll2_198m", "pll2_pfd2_396m", 1, 2); 24611f68120SShawn Guo clks[IMX6SX_CLK_PLL3_120M] = imx_clk_fixed_factor("pll3_120m", "pll3_usb_otg", 1, 4); 24711f68120SShawn Guo clks[IMX6SX_CLK_PLL3_80M] = imx_clk_fixed_factor("pll3_80m", "pll3_usb_otg", 1, 6); 24811f68120SShawn Guo clks[IMX6SX_CLK_PLL3_60M] = imx_clk_fixed_factor("pll3_60m", "pll3_usb_otg", 1, 8); 24911f68120SShawn Guo clks[IMX6SX_CLK_TWD] = imx_clk_fixed_factor("twd", "arm", 1, 2); 25011f68120SShawn Guo clks[IMX6SX_CLK_GPT_3M] = imx_clk_fixed_factor("gpt_3m", "osc", 1, 8); 25111f68120SShawn Guo 25211f68120SShawn Guo clks[IMX6SX_CLK_PLL4_POST_DIV] = clk_register_divider_table(NULL, "pll4_post_div", "pll4_audio", 25311f68120SShawn Guo CLK_SET_RATE_PARENT, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock); 25411f68120SShawn Guo clks[IMX6SX_CLK_PLL4_AUDIO_DIV] = clk_register_divider(NULL, "pll4_audio_div", "pll4_post_div", 25511f68120SShawn Guo CLK_SET_RATE_PARENT, base + 0x170, 15, 1, 0, &imx_ccm_lock); 25611f68120SShawn Guo clks[IMX6SX_CLK_PLL5_POST_DIV] = clk_register_divider_table(NULL, "pll5_post_div", "pll5_video", 25711f68120SShawn Guo CLK_SET_RATE_PARENT, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock); 25811f68120SShawn Guo clks[IMX6SX_CLK_PLL5_VIDEO_DIV] = clk_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", 25911f68120SShawn Guo CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); 26011f68120SShawn Guo 26111f68120SShawn Guo /* name reg shift width parent_names num_parents */ 26211f68120SShawn Guo clks[IMX6SX_CLK_LVDS1_SEL] = imx_clk_mux("lvds1_sel", base + 0x160, 0, 5, lvds_sels, ARRAY_SIZE(lvds_sels)); 2635cc73ff7SAnson Huang clks[IMX6SX_CLK_LVDS2_SEL] = imx_clk_mux("lvds2_sel", base + 0x160, 5, 5, lvds_sels, ARRAY_SIZE(lvds_sels)); 26411f68120SShawn Guo 26511f68120SShawn Guo np = ccm_node; 26611f68120SShawn Guo base = of_iomap(np, 0); 26711f68120SShawn Guo WARN_ON(!base); 26811f68120SShawn Guo 26911f68120SShawn Guo /* name reg shift width parent_names num_parents */ 27011f68120SShawn Guo clks[IMX6SX_CLK_STEP] = imx_clk_mux("step", base + 0xc, 8, 1, step_sels, ARRAY_SIZE(step_sels)); 27111f68120SShawn Guo clks[IMX6SX_CLK_PLL1_SW] = imx_clk_mux("pll1_sw", base + 0xc, 2, 1, pll1_sw_sels, ARRAY_SIZE(pll1_sw_sels)); 27211f68120SShawn Guo clks[IMX6SX_CLK_OCRAM_SEL] = imx_clk_mux("ocram_sel", base + 0x14, 6, 2, ocram_sels, ARRAY_SIZE(ocram_sels)); 27311f68120SShawn Guo clks[IMX6SX_CLK_PERIPH_PRE] = imx_clk_mux("periph_pre", base + 0x18, 18, 2, periph_pre_sels, ARRAY_SIZE(periph_pre_sels)); 27411f68120SShawn Guo clks[IMX6SX_CLK_PERIPH2_PRE] = imx_clk_mux("periph2_pre", base + 0x18, 21, 2, periph2_pre_sels, ARRAY_SIZE(periph2_pre_sels)); 27511f68120SShawn Guo clks[IMX6SX_CLK_PERIPH_CLK2_SEL] = imx_clk_mux("periph_clk2_sel", base + 0x18, 12, 2, periph_clk2_sels, ARRAY_SIZE(periph_clk2_sels)); 27611f68120SShawn Guo clks[IMX6SX_CLK_PERIPH2_CLK2_SEL] = imx_clk_mux("periph2_clk2_sel", base + 0x18, 20, 1, periph2_clk2_sels, ARRAY_SIZE(periph2_clk2_sels)); 27711f68120SShawn Guo clks[IMX6SX_CLK_PCIE_AXI_SEL] = imx_clk_mux("pcie_axi_sel", base + 0x18, 10, 1, pcie_axi_sels, ARRAY_SIZE(pcie_axi_sels)); 27811f68120SShawn Guo clks[IMX6SX_CLK_GPU_AXI_SEL] = imx_clk_mux("gpu_axi_sel", base + 0x18, 8, 2, gpu_axi_sels, ARRAY_SIZE(gpu_axi_sels)); 27911f68120SShawn Guo clks[IMX6SX_CLK_GPU_CORE_SEL] = imx_clk_mux("gpu_core_sel", base + 0x18, 4, 2, gpu_core_sels, ARRAY_SIZE(gpu_core_sels)); 28011f68120SShawn Guo clks[IMX6SX_CLK_EIM_SLOW_SEL] = imx_clk_mux("eim_slow_sel", base + 0x1c, 29, 2, eim_slow_sels, ARRAY_SIZE(eim_slow_sels)); 28111f68120SShawn Guo clks[IMX6SX_CLK_USDHC1_SEL] = imx_clk_mux("usdhc1_sel", base + 0x1c, 16, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 28211f68120SShawn Guo clks[IMX6SX_CLK_USDHC2_SEL] = imx_clk_mux("usdhc2_sel", base + 0x1c, 17, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 28311f68120SShawn Guo clks[IMX6SX_CLK_USDHC3_SEL] = imx_clk_mux("usdhc3_sel", base + 0x1c, 18, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 28411f68120SShawn Guo clks[IMX6SX_CLK_USDHC4_SEL] = imx_clk_mux("usdhc4_sel", base + 0x1c, 19, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 28511f68120SShawn Guo clks[IMX6SX_CLK_SSI3_SEL] = imx_clk_mux("ssi3_sel", base + 0x1c, 14, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 28611f68120SShawn Guo clks[IMX6SX_CLK_SSI2_SEL] = imx_clk_mux("ssi2_sel", base + 0x1c, 12, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 28711f68120SShawn Guo clks[IMX6SX_CLK_SSI1_SEL] = imx_clk_mux("ssi1_sel", base + 0x1c, 10, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 28811f68120SShawn Guo clks[IMX6SX_CLK_QSPI1_SEL] = imx_clk_mux_flags("qspi1_sel", base + 0x1c, 7, 3, qspi1_sels, ARRAY_SIZE(qspi1_sels), CLK_SET_RATE_PARENT); 28911f68120SShawn Guo clks[IMX6SX_CLK_PERCLK_SEL] = imx_clk_mux("perclk_sel", base + 0x1c, 6, 1, perclk_sels, ARRAY_SIZE(perclk_sels)); 29011f68120SShawn Guo clks[IMX6SX_CLK_VID_SEL] = imx_clk_mux("vid_sel", base + 0x20, 21, 3, vid_sels, ARRAY_SIZE(vid_sels)); 29111f68120SShawn Guo clks[IMX6SX_CLK_ESAI_SEL] = imx_clk_mux("esai_sel", base + 0x20, 19, 2, audio_sels, ARRAY_SIZE(audio_sels)); 29211f68120SShawn Guo clks[IMX6SX_CLK_CAN_SEL] = imx_clk_mux("can_sel", base + 0x20, 8, 2, can_sels, ARRAY_SIZE(can_sels)); 29311f68120SShawn Guo clks[IMX6SX_CLK_UART_SEL] = imx_clk_mux("uart_sel", base + 0x24, 6, 1, uart_sels, ARRAY_SIZE(uart_sels)); 29411f68120SShawn Guo clks[IMX6SX_CLK_QSPI2_SEL] = imx_clk_mux_flags("qspi2_sel", base + 0x2c, 15, 3, qspi2_sels, ARRAY_SIZE(qspi2_sels), CLK_SET_RATE_PARENT); 29511f68120SShawn Guo clks[IMX6SX_CLK_SPDIF_SEL] = imx_clk_mux("spdif_sel", base + 0x30, 20, 2, audio_sels, ARRAY_SIZE(audio_sels)); 29611f68120SShawn Guo clks[IMX6SX_CLK_AUDIO_SEL] = imx_clk_mux("audio_sel", base + 0x30, 7, 2, audio_sels, ARRAY_SIZE(audio_sels)); 29711f68120SShawn Guo clks[IMX6SX_CLK_ENET_PRE_SEL] = imx_clk_mux("enet_pre_sel", base + 0x34, 15, 3, enet_pre_sels, ARRAY_SIZE(enet_pre_sels)); 29811f68120SShawn Guo clks[IMX6SX_CLK_ENET_SEL] = imx_clk_mux("enet_sel", base + 0x34, 9, 3, enet_sels, ARRAY_SIZE(enet_sels)); 29911f68120SShawn Guo clks[IMX6SX_CLK_M4_PRE_SEL] = imx_clk_mux("m4_pre_sel", base + 0x34, 6, 3, m4_pre_sels, ARRAY_SIZE(m4_pre_sels)); 30011f68120SShawn Guo clks[IMX6SX_CLK_M4_SEL] = imx_clk_mux("m4_sel", base + 0x34, 0, 3, m4_sels, ARRAY_SIZE(m4_sels)); 30111f68120SShawn Guo clks[IMX6SX_CLK_ECSPI_SEL] = imx_clk_mux("ecspi_sel", base + 0x38, 18, 1, ecspi_sels, ARRAY_SIZE(ecspi_sels)); 30211f68120SShawn Guo clks[IMX6SX_CLK_LCDIF2_PRE_SEL] = imx_clk_mux("lcdif2_pre_sel", base + 0x38, 6, 3, lcdif2_pre_sels, ARRAY_SIZE(lcdif2_pre_sels)); 30311f68120SShawn Guo clks[IMX6SX_CLK_LCDIF2_SEL] = imx_clk_mux("lcdif2_sel", base + 0x38, 0, 3, lcdif2_sels, ARRAY_SIZE(lcdif2_sels)); 30411f68120SShawn Guo clks[IMX6SX_CLK_DISPLAY_SEL] = imx_clk_mux("display_sel", base + 0x3c, 14, 2, display_sels, ARRAY_SIZE(display_sels)); 30511f68120SShawn Guo clks[IMX6SX_CLK_CSI_SEL] = imx_clk_mux("csi_sel", base + 0x3c, 9, 2, csi_sels, ARRAY_SIZE(csi_sels)); 30611f68120SShawn Guo clks[IMX6SX_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", base + 0x60, 0, 4, cko1_sels, ARRAY_SIZE(cko1_sels)); 30711f68120SShawn Guo clks[IMX6SX_CLK_CKO2_SEL] = imx_clk_mux("cko2_sel", base + 0x60, 16, 5, cko2_sels, ARRAY_SIZE(cko2_sels)); 30811f68120SShawn Guo clks[IMX6SX_CLK_CKO] = imx_clk_mux("cko", base + 0x60, 8, 1, cko_sels, ARRAY_SIZE(cko_sels)); 30911f68120SShawn Guo 31011f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI1_DIV_SEL] = imx_clk_mux_flags("ldb_di1_div_sel", base + 0x20, 11, 1, ldb_di1_div_sels, ARRAY_SIZE(ldb_di1_div_sels), CLK_SET_RATE_PARENT); 31111f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI0_DIV_SEL] = imx_clk_mux_flags("ldb_di0_div_sel", base + 0x20, 10, 1, ldb_di0_div_sels, ARRAY_SIZE(ldb_di0_div_sels), CLK_SET_RATE_PARENT); 31211f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI1_SEL] = imx_clk_mux_flags("ldb_di1_sel", base + 0x2c, 12, 3, ldb_di1_sels, ARRAY_SIZE(ldb_di1_sels), CLK_SET_RATE_PARENT); 31311f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI0_SEL] = imx_clk_mux_flags("ldb_di0_sel", base + 0x2c, 9, 3, ldb_di0_sels, ARRAY_SIZE(ldb_di0_sels), CLK_SET_RATE_PARENT); 31411f68120SShawn Guo clks[IMX6SX_CLK_LCDIF1_PRE_SEL] = imx_clk_mux_flags("lcdif1_pre_sel", base + 0x38, 15, 3, lcdif1_pre_sels, ARRAY_SIZE(lcdif1_pre_sels), CLK_SET_RATE_PARENT); 31511f68120SShawn Guo clks[IMX6SX_CLK_LCDIF1_SEL] = imx_clk_mux_flags("lcdif1_sel", base + 0x38, 9, 3, lcdif1_sels, ARRAY_SIZE(lcdif1_sels), CLK_SET_RATE_PARENT); 31611f68120SShawn Guo 31711f68120SShawn Guo /* name parent_name reg shift width */ 31811f68120SShawn Guo clks[IMX6SX_CLK_PERIPH_CLK2] = imx_clk_divider("periph_clk2", "periph_clk2_sel", base + 0x14, 27, 3); 31911f68120SShawn Guo clks[IMX6SX_CLK_PERIPH2_CLK2] = imx_clk_divider("periph2_clk2", "periph2_clk2_sel", base + 0x14, 0, 3); 32011f68120SShawn Guo clks[IMX6SX_CLK_IPG] = imx_clk_divider("ipg", "ahb", base + 0x14, 8, 2); 32111f68120SShawn Guo clks[IMX6SX_CLK_GPU_CORE_PODF] = imx_clk_divider("gpu_core_podf", "gpu_core_sel", base + 0x18, 29, 3); 32211f68120SShawn Guo clks[IMX6SX_CLK_GPU_AXI_PODF] = imx_clk_divider("gpu_axi_podf", "gpu_axi_sel", base + 0x18, 26, 3); 32311f68120SShawn Guo clks[IMX6SX_CLK_LCDIF1_PODF] = imx_clk_divider("lcdif1_podf", "lcdif1_pred", base + 0x18, 23, 3); 32411f68120SShawn Guo clks[IMX6SX_CLK_QSPI1_PODF] = imx_clk_divider("qspi1_podf", "qspi1_sel", base + 0x1c, 26, 3); 32511f68120SShawn Guo clks[IMX6SX_CLK_EIM_SLOW_PODF] = imx_clk_divider("eim_slow_podf", "eim_slow_sel", base + 0x1c, 23, 3); 32611f68120SShawn Guo clks[IMX6SX_CLK_LCDIF2_PODF] = imx_clk_divider("lcdif2_podf", "lcdif2_pred", base + 0x1c, 20, 3); 327566f5b67SAnson Huang clks[IMX6SX_CLK_PERCLK] = imx_clk_divider_flags("perclk", "perclk_sel", base + 0x1c, 0, 6, CLK_IS_CRITICAL); 32811f68120SShawn Guo clks[IMX6SX_CLK_VID_PODF] = imx_clk_divider("vid_podf", "vid_sel", base + 0x20, 24, 2); 32911f68120SShawn Guo clks[IMX6SX_CLK_CAN_PODF] = imx_clk_divider("can_podf", "can_sel", base + 0x20, 2, 6); 33011f68120SShawn Guo clks[IMX6SX_CLK_USDHC4_PODF] = imx_clk_divider("usdhc4_podf", "usdhc4_sel", base + 0x24, 22, 3); 33111f68120SShawn Guo clks[IMX6SX_CLK_USDHC3_PODF] = imx_clk_divider("usdhc3_podf", "usdhc3_sel", base + 0x24, 19, 3); 33211f68120SShawn Guo clks[IMX6SX_CLK_USDHC2_PODF] = imx_clk_divider("usdhc2_podf", "usdhc2_sel", base + 0x24, 16, 3); 33311f68120SShawn Guo clks[IMX6SX_CLK_USDHC1_PODF] = imx_clk_divider("usdhc1_podf", "usdhc1_sel", base + 0x24, 11, 3); 33411f68120SShawn Guo clks[IMX6SX_CLK_UART_PODF] = imx_clk_divider("uart_podf", "uart_sel", base + 0x24, 0, 6); 33511f68120SShawn Guo clks[IMX6SX_CLK_ESAI_PRED] = imx_clk_divider("esai_pred", "esai_sel", base + 0x28, 9, 3); 33611f68120SShawn Guo clks[IMX6SX_CLK_ESAI_PODF] = imx_clk_divider("esai_podf", "esai_pred", base + 0x28, 25, 3); 33711f68120SShawn Guo clks[IMX6SX_CLK_SSI3_PRED] = imx_clk_divider("ssi3_pred", "ssi3_sel", base + 0x28, 22, 3); 33811f68120SShawn Guo clks[IMX6SX_CLK_SSI3_PODF] = imx_clk_divider("ssi3_podf", "ssi3_pred", base + 0x28, 16, 6); 33911f68120SShawn Guo clks[IMX6SX_CLK_SSI1_PRED] = imx_clk_divider("ssi1_pred", "ssi1_sel", base + 0x28, 6, 3); 34011f68120SShawn Guo clks[IMX6SX_CLK_SSI1_PODF] = imx_clk_divider("ssi1_podf", "ssi1_pred", base + 0x28, 0, 6); 34111f68120SShawn Guo clks[IMX6SX_CLK_QSPI2_PRED] = imx_clk_divider("qspi2_pred", "qspi2_sel", base + 0x2c, 18, 3); 34211f68120SShawn Guo clks[IMX6SX_CLK_QSPI2_PODF] = imx_clk_divider("qspi2_podf", "qspi2_pred", base + 0x2c, 21, 6); 34311f68120SShawn Guo clks[IMX6SX_CLK_SSI2_PRED] = imx_clk_divider("ssi2_pred", "ssi2_sel", base + 0x2c, 6, 3); 34411f68120SShawn Guo clks[IMX6SX_CLK_SSI2_PODF] = imx_clk_divider("ssi2_podf", "ssi2_pred", base + 0x2c, 0, 6); 34511f68120SShawn Guo clks[IMX6SX_CLK_SPDIF_PRED] = imx_clk_divider("spdif_pred", "spdif_sel", base + 0x30, 25, 3); 34611f68120SShawn Guo clks[IMX6SX_CLK_SPDIF_PODF] = imx_clk_divider("spdif_podf", "spdif_pred", base + 0x30, 22, 3); 34711f68120SShawn Guo clks[IMX6SX_CLK_AUDIO_PRED] = imx_clk_divider("audio_pred", "audio_sel", base + 0x30, 12, 3); 34811f68120SShawn Guo clks[IMX6SX_CLK_AUDIO_PODF] = imx_clk_divider("audio_podf", "audio_pred", base + 0x30, 9, 3); 34911f68120SShawn Guo clks[IMX6SX_CLK_ENET_PODF] = imx_clk_divider("enet_podf", "enet_pre_sel", base + 0x34, 12, 3); 35011f68120SShawn Guo clks[IMX6SX_CLK_M4_PODF] = imx_clk_divider("m4_podf", "m4_sel", base + 0x34, 3, 3); 35111f68120SShawn Guo clks[IMX6SX_CLK_ECSPI_PODF] = imx_clk_divider("ecspi_podf", "ecspi_sel", base + 0x38, 19, 6); 35211f68120SShawn Guo clks[IMX6SX_CLK_LCDIF1_PRED] = imx_clk_divider("lcdif1_pred", "lcdif1_pre_sel", base + 0x38, 12, 3); 35311f68120SShawn Guo clks[IMX6SX_CLK_LCDIF2_PRED] = imx_clk_divider("lcdif2_pred", "lcdif2_pre_sel", base + 0x38, 3, 3); 35411f68120SShawn Guo clks[IMX6SX_CLK_DISPLAY_PODF] = imx_clk_divider("display_podf", "display_sel", base + 0x3c, 16, 3); 35511f68120SShawn Guo clks[IMX6SX_CLK_CSI_PODF] = imx_clk_divider("csi_podf", "csi_sel", base + 0x3c, 11, 3); 35611f68120SShawn Guo clks[IMX6SX_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", base + 0x60, 4, 3); 35711f68120SShawn Guo clks[IMX6SX_CLK_CKO2_PODF] = imx_clk_divider("cko2_podf", "cko2_sel", base + 0x60, 21, 3); 35811f68120SShawn Guo 35911f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI0_DIV_3_5] = imx_clk_fixed_factor("ldb_di0_div_3_5", "ldb_di0_sel", 2, 7); 36011f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI0_DIV_7] = imx_clk_fixed_factor("ldb_di0_div_7", "ldb_di0_sel", 1, 7); 36111f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI1_DIV_3_5] = imx_clk_fixed_factor("ldb_di1_div_3_5", "ldb_di1_sel", 2, 7); 36211f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI1_DIV_7] = imx_clk_fixed_factor("ldb_di1_div_7", "ldb_di1_sel", 1, 7); 36311f68120SShawn Guo 36411f68120SShawn Guo /* name reg shift width busy: reg, shift parent_names num_parents */ 36511f68120SShawn Guo clks[IMX6SX_CLK_PERIPH] = imx_clk_busy_mux("periph", base + 0x14, 25, 1, base + 0x48, 5, periph_sels, ARRAY_SIZE(periph_sels)); 36611f68120SShawn Guo clks[IMX6SX_CLK_PERIPH2] = imx_clk_busy_mux("periph2", base + 0x14, 26, 1, base + 0x48, 3, periph2_sels, ARRAY_SIZE(periph2_sels)); 36711f68120SShawn Guo /* name parent_name reg shift width busy: reg, shift */ 36811f68120SShawn Guo clks[IMX6SX_CLK_OCRAM_PODF] = imx_clk_busy_divider("ocram_podf", "ocram_sel", base + 0x14, 16, 3, base + 0x48, 0); 36911f68120SShawn Guo clks[IMX6SX_CLK_AHB] = imx_clk_busy_divider("ahb", "periph", base + 0x14, 10, 3, base + 0x48, 1); 37011f68120SShawn Guo clks[IMX6SX_CLK_MMDC_PODF] = imx_clk_busy_divider("mmdc_podf", "periph2", base + 0x14, 3, 3, base + 0x48, 2); 37111f68120SShawn Guo clks[IMX6SX_CLK_ARM] = imx_clk_busy_divider("arm", "pll1_sw", base + 0x10, 0, 3, base + 0x48, 16); 37211f68120SShawn Guo 37311f68120SShawn Guo /* name parent_name reg shift */ 37411f68120SShawn Guo /* CCGR0 */ 375566f5b67SAnson Huang clks[IMX6SX_CLK_AIPS_TZ1] = imx_clk_gate2_flags("aips_tz1", "ahb", base + 0x68, 0, CLK_IS_CRITICAL); 376566f5b67SAnson Huang clks[IMX6SX_CLK_AIPS_TZ2] = imx_clk_gate2_flags("aips_tz2", "ahb", base + 0x68, 2, CLK_IS_CRITICAL); 37711f68120SShawn Guo clks[IMX6SX_CLK_APBH_DMA] = imx_clk_gate2("apbh_dma", "usdhc3", base + 0x68, 4); 37811f68120SShawn Guo clks[IMX6SX_CLK_ASRC_MEM] = imx_clk_gate2_shared("asrc_mem", "ahb", base + 0x68, 6, &share_count_asrc); 37911f68120SShawn Guo clks[IMX6SX_CLK_ASRC_IPG] = imx_clk_gate2_shared("asrc_ipg", "ahb", base + 0x68, 6, &share_count_asrc); 38011f68120SShawn Guo clks[IMX6SX_CLK_CAAM_MEM] = imx_clk_gate2("caam_mem", "ahb", base + 0x68, 8); 38111f68120SShawn Guo clks[IMX6SX_CLK_CAAM_ACLK] = imx_clk_gate2("caam_aclk", "ahb", base + 0x68, 10); 38211f68120SShawn Guo clks[IMX6SX_CLK_CAAM_IPG] = imx_clk_gate2("caam_ipg", "ipg", base + 0x68, 12); 38311f68120SShawn Guo clks[IMX6SX_CLK_CAN1_IPG] = imx_clk_gate2("can1_ipg", "ipg", base + 0x68, 14); 38411f68120SShawn Guo clks[IMX6SX_CLK_CAN1_SERIAL] = imx_clk_gate2("can1_serial", "can_podf", base + 0x68, 16); 38511f68120SShawn Guo clks[IMX6SX_CLK_CAN2_IPG] = imx_clk_gate2("can2_ipg", "ipg", base + 0x68, 18); 38611f68120SShawn Guo clks[IMX6SX_CLK_CAN2_SERIAL] = imx_clk_gate2("can2_serial", "can_podf", base + 0x68, 20); 38711f68120SShawn Guo clks[IMX6SX_CLK_DCIC1] = imx_clk_gate2("dcic1", "display_podf", base + 0x68, 24); 38811f68120SShawn Guo clks[IMX6SX_CLK_DCIC2] = imx_clk_gate2("dcic2", "display_podf", base + 0x68, 26); 389566f5b67SAnson Huang clks[IMX6SX_CLK_AIPS_TZ3] = imx_clk_gate2_flags("aips_tz3", "ahb", base + 0x68, 30, CLK_IS_CRITICAL); 39011f68120SShawn Guo 39111f68120SShawn Guo /* CCGR1 */ 39211f68120SShawn Guo clks[IMX6SX_CLK_ECSPI1] = imx_clk_gate2("ecspi1", "ecspi_podf", base + 0x6c, 0); 39311f68120SShawn Guo clks[IMX6SX_CLK_ECSPI2] = imx_clk_gate2("ecspi2", "ecspi_podf", base + 0x6c, 2); 39411f68120SShawn Guo clks[IMX6SX_CLK_ECSPI3] = imx_clk_gate2("ecspi3", "ecspi_podf", base + 0x6c, 4); 39511f68120SShawn Guo clks[IMX6SX_CLK_ECSPI4] = imx_clk_gate2("ecspi4", "ecspi_podf", base + 0x6c, 6); 39611f68120SShawn Guo clks[IMX6SX_CLK_ECSPI5] = imx_clk_gate2("ecspi5", "ecspi_podf", base + 0x6c, 8); 39711f68120SShawn Guo clks[IMX6SX_CLK_EPIT1] = imx_clk_gate2("epit1", "perclk", base + 0x6c, 12); 39811f68120SShawn Guo clks[IMX6SX_CLK_EPIT2] = imx_clk_gate2("epit2", "perclk", base + 0x6c, 14); 39911f68120SShawn Guo clks[IMX6SX_CLK_ESAI_EXTAL] = imx_clk_gate2_shared("esai_extal", "esai_podf", base + 0x6c, 16, &share_count_esai); 40011f68120SShawn Guo clks[IMX6SX_CLK_ESAI_IPG] = imx_clk_gate2_shared("esai_ipg", "ahb", base + 0x6c, 16, &share_count_esai); 40111f68120SShawn Guo clks[IMX6SX_CLK_ESAI_MEM] = imx_clk_gate2_shared("esai_mem", "ahb", base + 0x6c, 16, &share_count_esai); 402566f5b67SAnson Huang clks[IMX6SX_CLK_WAKEUP] = imx_clk_gate2_flags("wakeup", "ipg", base + 0x6c, 18, CLK_IS_CRITICAL); 40311f68120SShawn Guo clks[IMX6SX_CLK_GPT_BUS] = imx_clk_gate2("gpt_bus", "perclk", base + 0x6c, 20); 40411f68120SShawn Guo clks[IMX6SX_CLK_GPT_SERIAL] = imx_clk_gate2("gpt_serial", "perclk", base + 0x6c, 22); 40511f68120SShawn Guo clks[IMX6SX_CLK_GPU] = imx_clk_gate2("gpu", "gpu_core_podf", base + 0x6c, 26); 406d7b7c00dSAnson Huang clks[IMX6SX_CLK_OCRAM_S] = imx_clk_gate2("ocram_s", "ahb", base + 0x6c, 28); 40711f68120SShawn Guo clks[IMX6SX_CLK_CANFD] = imx_clk_gate2("canfd", "can_podf", base + 0x6c, 30); 40811f68120SShawn Guo 40911f68120SShawn Guo /* CCGR2 */ 41011f68120SShawn Guo clks[IMX6SX_CLK_CSI] = imx_clk_gate2("csi", "csi_podf", base + 0x70, 2); 41111f68120SShawn Guo clks[IMX6SX_CLK_I2C1] = imx_clk_gate2("i2c1", "perclk", base + 0x70, 6); 41211f68120SShawn Guo clks[IMX6SX_CLK_I2C2] = imx_clk_gate2("i2c2", "perclk", base + 0x70, 8); 41311f68120SShawn Guo clks[IMX6SX_CLK_I2C3] = imx_clk_gate2("i2c3", "perclk", base + 0x70, 10); 41411f68120SShawn Guo clks[IMX6SX_CLK_OCOTP] = imx_clk_gate2("ocotp", "ipg", base + 0x70, 12); 41511f68120SShawn Guo clks[IMX6SX_CLK_IOMUXC] = imx_clk_gate2("iomuxc", "lcdif1_podf", base + 0x70, 14); 416566f5b67SAnson Huang clks[IMX6SX_CLK_IPMUX1] = imx_clk_gate2_flags("ipmux1", "ahb", base + 0x70, 16, CLK_IS_CRITICAL); 417566f5b67SAnson Huang clks[IMX6SX_CLK_IPMUX2] = imx_clk_gate2_flags("ipmux2", "ahb", base + 0x70, 18, CLK_IS_CRITICAL); 418566f5b67SAnson Huang clks[IMX6SX_CLK_IPMUX3] = imx_clk_gate2_flags("ipmux3", "ahb", base + 0x70, 20, CLK_IS_CRITICAL); 419566f5b67SAnson Huang clks[IMX6SX_CLK_TZASC1] = imx_clk_gate2_flags("tzasc1", "mmdc_podf", base + 0x70, 22, CLK_IS_CRITICAL); 42011f68120SShawn Guo clks[IMX6SX_CLK_LCDIF_APB] = imx_clk_gate2("lcdif_apb", "display_podf", base + 0x70, 28); 42111f68120SShawn Guo clks[IMX6SX_CLK_PXP_AXI] = imx_clk_gate2("pxp_axi", "display_podf", base + 0x70, 30); 42211f68120SShawn Guo 42311f68120SShawn Guo /* CCGR3 */ 42411f68120SShawn Guo clks[IMX6SX_CLK_M4] = imx_clk_gate2("m4", "m4_podf", base + 0x74, 2); 42511f68120SShawn Guo clks[IMX6SX_CLK_ENET] = imx_clk_gate2("enet", "ipg", base + 0x74, 4); 42611f68120SShawn Guo clks[IMX6SX_CLK_ENET_AHB] = imx_clk_gate2("enet_ahb", "enet_sel", base + 0x74, 4); 42711f68120SShawn Guo clks[IMX6SX_CLK_DISPLAY_AXI] = imx_clk_gate2("display_axi", "display_podf", base + 0x74, 6); 42811f68120SShawn Guo clks[IMX6SX_CLK_LCDIF2_PIX] = imx_clk_gate2("lcdif2_pix", "lcdif2_sel", base + 0x74, 8); 42911f68120SShawn Guo clks[IMX6SX_CLK_LCDIF1_PIX] = imx_clk_gate2("lcdif1_pix", "lcdif1_sel", base + 0x74, 10); 43011f68120SShawn Guo clks[IMX6SX_CLK_LDB_DI0] = imx_clk_gate2("ldb_di0", "ldb_di0_div_sel", base + 0x74, 12); 43111f68120SShawn Guo clks[IMX6SX_CLK_QSPI1] = imx_clk_gate2("qspi1", "qspi1_podf", base + 0x74, 14); 43211f68120SShawn Guo clks[IMX6SX_CLK_MLB] = imx_clk_gate2("mlb", "ahb", base + 0x74, 18); 433566f5b67SAnson Huang clks[IMX6SX_CLK_MMDC_P0_FAST] = imx_clk_gate2_flags("mmdc_p0_fast", "mmdc_podf", base + 0x74, 20, CLK_IS_CRITICAL); 434566f5b67SAnson Huang clks[IMX6SX_CLK_MMDC_P0_IPG] = imx_clk_gate2_flags("mmdc_p0_ipg", "ipg", base + 0x74, 24, CLK_IS_CRITICAL); 435891f30bfSAnson Huang clks[IMX6SX_CLK_MMDC_P1_IPG] = imx_clk_gate2("mmdc_p1_ipg", "ipg", base + 0x74, 26); 436566f5b67SAnson Huang clks[IMX6SX_CLK_OCRAM] = imx_clk_gate2_flags("ocram", "ocram_podf", base + 0x74, 28, CLK_IS_CRITICAL); 43711f68120SShawn Guo 43811f68120SShawn Guo /* CCGR4 */ 43911f68120SShawn Guo clks[IMX6SX_CLK_PCIE_AXI] = imx_clk_gate2("pcie_axi", "display_podf", base + 0x78, 0); 44011f68120SShawn Guo clks[IMX6SX_CLK_QSPI2] = imx_clk_gate2("qspi2", "qspi2_podf", base + 0x78, 10); 44111f68120SShawn Guo clks[IMX6SX_CLK_PER1_BCH] = imx_clk_gate2("per1_bch", "usdhc3", base + 0x78, 12); 442566f5b67SAnson Huang clks[IMX6SX_CLK_PER2_MAIN] = imx_clk_gate2_flags("per2_main", "ahb", base + 0x78, 14, CLK_IS_CRITICAL); 44311f68120SShawn Guo clks[IMX6SX_CLK_PWM1] = imx_clk_gate2("pwm1", "perclk", base + 0x78, 16); 44411f68120SShawn Guo clks[IMX6SX_CLK_PWM2] = imx_clk_gate2("pwm2", "perclk", base + 0x78, 18); 44511f68120SShawn Guo clks[IMX6SX_CLK_PWM3] = imx_clk_gate2("pwm3", "perclk", base + 0x78, 20); 44611f68120SShawn Guo clks[IMX6SX_CLK_PWM4] = imx_clk_gate2("pwm4", "perclk", base + 0x78, 22); 44711f68120SShawn Guo clks[IMX6SX_CLK_GPMI_BCH_APB] = imx_clk_gate2("gpmi_bch_apb", "usdhc3", base + 0x78, 24); 44811f68120SShawn Guo clks[IMX6SX_CLK_GPMI_BCH] = imx_clk_gate2("gpmi_bch", "usdhc4", base + 0x78, 26); 44911f68120SShawn Guo clks[IMX6SX_CLK_GPMI_IO] = imx_clk_gate2("gpmi_io", "qspi2_podf", base + 0x78, 28); 45011f68120SShawn Guo clks[IMX6SX_CLK_GPMI_APB] = imx_clk_gate2("gpmi_apb", "usdhc3", base + 0x78, 30); 45111f68120SShawn Guo 45211f68120SShawn Guo /* CCGR5 */ 453566f5b67SAnson Huang clks[IMX6SX_CLK_ROM] = imx_clk_gate2_flags("rom", "ahb", base + 0x7c, 0, CLK_IS_CRITICAL); 45411f68120SShawn Guo clks[IMX6SX_CLK_SDMA] = imx_clk_gate2("sdma", "ahb", base + 0x7c, 6); 45511f68120SShawn Guo clks[IMX6SX_CLK_SPBA] = imx_clk_gate2("spba", "ipg", base + 0x7c, 12); 45611f68120SShawn Guo clks[IMX6SX_CLK_AUDIO] = imx_clk_gate2_shared("audio", "audio_podf", base + 0x7c, 14, &share_count_audio); 45711f68120SShawn Guo clks[IMX6SX_CLK_SPDIF] = imx_clk_gate2_shared("spdif", "spdif_podf", base + 0x7c, 14, &share_count_audio); 45884a87250SShengjiu Wang clks[IMX6SX_CLK_SPDIF_GCLK] = imx_clk_gate2_shared("spdif_gclk", "ipg", base + 0x7c, 14, &share_count_audio); 45911f68120SShawn Guo clks[IMX6SX_CLK_SSI1_IPG] = imx_clk_gate2_shared("ssi1_ipg", "ipg", base + 0x7c, 18, &share_count_ssi1); 46011f68120SShawn Guo clks[IMX6SX_CLK_SSI2_IPG] = imx_clk_gate2_shared("ssi2_ipg", "ipg", base + 0x7c, 20, &share_count_ssi2); 46111f68120SShawn Guo clks[IMX6SX_CLK_SSI3_IPG] = imx_clk_gate2_shared("ssi3_ipg", "ipg", base + 0x7c, 22, &share_count_ssi3); 46211f68120SShawn Guo clks[IMX6SX_CLK_SSI1] = imx_clk_gate2_shared("ssi1", "ssi1_podf", base + 0x7c, 18, &share_count_ssi1); 46311f68120SShawn Guo clks[IMX6SX_CLK_SSI2] = imx_clk_gate2_shared("ssi2", "ssi2_podf", base + 0x7c, 20, &share_count_ssi2); 46411f68120SShawn Guo clks[IMX6SX_CLK_SSI3] = imx_clk_gate2_shared("ssi3", "ssi3_podf", base + 0x7c, 22, &share_count_ssi3); 46511f68120SShawn Guo clks[IMX6SX_CLK_UART_IPG] = imx_clk_gate2("uart_ipg", "ipg", base + 0x7c, 24); 46611f68120SShawn Guo clks[IMX6SX_CLK_UART_SERIAL] = imx_clk_gate2("uart_serial", "uart_podf", base + 0x7c, 26); 4670b55257eSFabio Estevam clks[IMX6SX_CLK_SAI1_IPG] = imx_clk_gate2_shared("sai1_ipg", "ipg", base + 0x7c, 28, &share_count_sai1); 4680b55257eSFabio Estevam clks[IMX6SX_CLK_SAI2_IPG] = imx_clk_gate2_shared("sai2_ipg", "ipg", base + 0x7c, 30, &share_count_sai2); 4690b55257eSFabio Estevam clks[IMX6SX_CLK_SAI1] = imx_clk_gate2_shared("sai1", "ssi1_podf", base + 0x7c, 28, &share_count_sai1); 4700b55257eSFabio Estevam clks[IMX6SX_CLK_SAI2] = imx_clk_gate2_shared("sai2", "ssi2_podf", base + 0x7c, 30, &share_count_sai2); 47111f68120SShawn Guo 47211f68120SShawn Guo /* CCGR6 */ 47311f68120SShawn Guo clks[IMX6SX_CLK_USBOH3] = imx_clk_gate2("usboh3", "ipg", base + 0x80, 0); 47411f68120SShawn Guo clks[IMX6SX_CLK_USDHC1] = imx_clk_gate2("usdhc1", "usdhc1_podf", base + 0x80, 2); 47511f68120SShawn Guo clks[IMX6SX_CLK_USDHC2] = imx_clk_gate2("usdhc2", "usdhc2_podf", base + 0x80, 4); 47611f68120SShawn Guo clks[IMX6SX_CLK_USDHC3] = imx_clk_gate2("usdhc3", "usdhc3_podf", base + 0x80, 6); 47711f68120SShawn Guo clks[IMX6SX_CLK_USDHC4] = imx_clk_gate2("usdhc4", "usdhc4_podf", base + 0x80, 8); 47811f68120SShawn Guo clks[IMX6SX_CLK_EIM_SLOW] = imx_clk_gate2("eim_slow", "eim_slow_podf", base + 0x80, 10); 47911f68120SShawn Guo clks[IMX6SX_CLK_PWM8] = imx_clk_gate2("pwm8", "perclk", base + 0x80, 16); 48011f68120SShawn Guo clks[IMX6SX_CLK_VADC] = imx_clk_gate2("vadc", "vid_podf", base + 0x80, 20); 48111f68120SShawn Guo clks[IMX6SX_CLK_GIS] = imx_clk_gate2("gis", "display_podf", base + 0x80, 22); 48211f68120SShawn Guo clks[IMX6SX_CLK_I2C4] = imx_clk_gate2("i2c4", "perclk", base + 0x80, 24); 48311f68120SShawn Guo clks[IMX6SX_CLK_PWM5] = imx_clk_gate2("pwm5", "perclk", base + 0x80, 26); 48411f68120SShawn Guo clks[IMX6SX_CLK_PWM6] = imx_clk_gate2("pwm6", "perclk", base + 0x80, 28); 48511f68120SShawn Guo clks[IMX6SX_CLK_PWM7] = imx_clk_gate2("pwm7", "perclk", base + 0x80, 30); 48611f68120SShawn Guo 48711f68120SShawn Guo clks[IMX6SX_CLK_CKO1] = imx_clk_gate("cko1", "cko1_podf", base + 0x60, 7); 48811f68120SShawn Guo clks[IMX6SX_CLK_CKO2] = imx_clk_gate("cko2", "cko2_podf", base + 0x60, 24); 48911f68120SShawn Guo 49011f68120SShawn Guo /* mask handshake of mmdc */ 49111f68120SShawn Guo writel_relaxed(BM_CCM_CCDR_MMDC_CH0_MASK, base + CCDR); 49211f68120SShawn Guo 49311f68120SShawn Guo imx_check_clocks(clks, ARRAY_SIZE(clks)); 49411f68120SShawn Guo 49511f68120SShawn Guo clk_data.clks = clks; 49611f68120SShawn Guo clk_data.clk_num = ARRAY_SIZE(clks); 49711f68120SShawn Guo of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data); 49811f68120SShawn Guo 49911f68120SShawn Guo if (IS_ENABLED(CONFIG_USB_MXS_PHY)) { 50011f68120SShawn Guo clk_prepare_enable(clks[IMX6SX_CLK_USBPHY1_GATE]); 50111f68120SShawn Guo clk_prepare_enable(clks[IMX6SX_CLK_USBPHY2_GATE]); 50211f68120SShawn Guo } 50311f68120SShawn Guo 50411f68120SShawn Guo /* Set the default 132MHz for EIM module */ 50511f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_EIM_SLOW_SEL], clks[IMX6SX_CLK_PLL2_PFD2]); 50611f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_EIM_SLOW], 132000000); 50711f68120SShawn Guo 50811f68120SShawn Guo /* set parent clock for LCDIF1 pixel clock */ 50911f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_LCDIF1_PRE_SEL], clks[IMX6SX_CLK_PLL5_VIDEO_DIV]); 51011f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_LCDIF1_SEL], clks[IMX6SX_CLK_LCDIF1_PODF]); 51111f68120SShawn Guo 51211f68120SShawn Guo /* Set the parent clks of PCIe lvds1 and pcie_axi to be pcie ref, axi */ 51311f68120SShawn Guo if (clk_set_parent(clks[IMX6SX_CLK_LVDS1_SEL], clks[IMX6SX_CLK_PCIE_REF_125M])) 51411f68120SShawn Guo pr_err("Failed to set pcie bus parent clk.\n"); 51511f68120SShawn Guo if (clk_set_parent(clks[IMX6SX_CLK_PCIE_AXI_SEL], clks[IMX6SX_CLK_AXI])) 51611f68120SShawn Guo pr_err("Failed to set pcie parent clk.\n"); 51711f68120SShawn Guo 51811f68120SShawn Guo /* 5194aa705b1SLinus Torvalds * Init enet system AHB clock, set to 200MHz 52011f68120SShawn Guo * pll2_pfd2_396m-> ENET_PODF-> ENET_AHB 52111f68120SShawn Guo */ 52211f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_ENET_PRE_SEL], clks[IMX6SX_CLK_PLL2_PFD2]); 52311f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_ENET_SEL], clks[IMX6SX_CLK_ENET_PODF]); 52411f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_ENET_PODF], 200000000); 52511f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_ENET_REF], 125000000); 52611f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_ENET2_REF], 125000000); 52711f68120SShawn Guo 52811f68120SShawn Guo /* Audio clocks */ 52911f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_PLL4_AUDIO_DIV], 393216000); 53011f68120SShawn Guo 53111f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_SPDIF_SEL], clks[IMX6SX_CLK_PLL4_AUDIO_DIV]); 53211f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_SPDIF_PODF], 98304000); 53311f68120SShawn Guo 53411f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_AUDIO_SEL], clks[IMX6SX_CLK_PLL3_USB_OTG]); 53511f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_AUDIO_PODF], 24000000); 53611f68120SShawn Guo 53711f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_SSI1_SEL], clks[IMX6SX_CLK_PLL4_AUDIO_DIV]); 53811f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_SSI2_SEL], clks[IMX6SX_CLK_PLL4_AUDIO_DIV]); 53911f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_SSI3_SEL], clks[IMX6SX_CLK_PLL4_AUDIO_DIV]); 54011f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_SSI1_PODF], 24576000); 54111f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_SSI2_PODF], 24576000); 54211f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_SSI3_PODF], 24576000); 54311f68120SShawn Guo 54411f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_ESAI_SEL], clks[IMX6SX_CLK_PLL4_AUDIO_DIV]); 54511f68120SShawn Guo clk_set_rate(clks[IMX6SX_CLK_ESAI_PODF], 24576000); 54611f68120SShawn Guo 54711f68120SShawn Guo /* Set parent clock for vadc */ 54811f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_VID_SEL], clks[IMX6SX_CLK_PLL3_USB_OTG]); 54911f68120SShawn Guo 55011f68120SShawn Guo /* default parent of can_sel clock is invalid, manually set it here */ 55111f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_CAN_SEL], clks[IMX6SX_CLK_PLL3_60M]); 55211f68120SShawn Guo 55311f68120SShawn Guo /* Update gpu clock from default 528M to 720M */ 55411f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_GPU_CORE_SEL], clks[IMX6SX_CLK_PLL3_PFD0]); 55511f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_GPU_AXI_SEL], clks[IMX6SX_CLK_PLL3_PFD0]); 55611f68120SShawn Guo 55711f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_QSPI1_SEL], clks[IMX6SX_CLK_PLL2_BUS]); 55811f68120SShawn Guo clk_set_parent(clks[IMX6SX_CLK_QSPI2_SEL], clks[IMX6SX_CLK_PLL2_BUS]); 5590822f933SLucas Stach 5600822f933SLucas Stach imx_register_uart_clocks(uart_clks); 56111f68120SShawn Guo } 56211f68120SShawn Guo CLK_OF_DECLARE(imx6sx, "fsl,imx6sx-ccm", imx6sx_clocks_init); 563