14a5f720bSBai Ping // SPDX-License-Identifier: GPL-2.0 24a5f720bSBai Ping /* 34a5f720bSBai Ping * Copyright (C) 2016 Freescale Semiconductor, Inc. 44a5f720bSBai Ping * Copyright 2017-2018 NXP. 54a5f720bSBai Ping */ 64a5f720bSBai Ping 74a5f720bSBai Ping #include <dt-bindings/clock/imx6sll-clock.h> 84a5f720bSBai Ping #include <linux/clk.h> 94a5f720bSBai Ping #include <linux/clkdev.h> 104a5f720bSBai Ping #include <linux/err.h> 114a5f720bSBai Ping #include <linux/init.h> 124a5f720bSBai Ping #include <linux/io.h> 134a5f720bSBai Ping #include <linux/of.h> 144a5f720bSBai Ping #include <linux/of_address.h> 154a5f720bSBai Ping 164a5f720bSBai Ping #include "clk.h" 174a5f720bSBai Ping 184a5f720bSBai Ping #define CCM_ANALOG_PLL_BYPASS (0x1 << 16) 194a5f720bSBai Ping #define BM_CCM_CCDR_MMDC_CH0_MASK (0x2 << 16) 204a5f720bSBai Ping #define xPLL_CLR(offset) (offset + 0x8) 214a5f720bSBai Ping 224a5f720bSBai Ping static const char *pll_bypass_src_sels[] = { "osc", "dummy", }; 234a5f720bSBai Ping static const char *pll1_bypass_sels[] = { "pll1", "pll1_bypass_src", }; 244a5f720bSBai Ping static const char *pll2_bypass_sels[] = { "pll2", "pll2_bypass_src", }; 254a5f720bSBai Ping static const char *pll3_bypass_sels[] = { "pll3", "pll3_bypass_src", }; 264a5f720bSBai Ping static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; 274a5f720bSBai Ping static const char *pll5_bypass_sels[] = { "pll5", "pll5_bypass_src", }; 284a5f720bSBai Ping static const char *pll6_bypass_sels[] = { "pll6", "pll6_bypass_src", }; 294a5f720bSBai Ping static const char *pll7_bypass_sels[] = { "pll7", "pll7_bypass_src", }; 304a5f720bSBai Ping static const char *step_sels[] = { "osc", "pll2_pfd2_396m", }; 314a5f720bSBai Ping static const char *pll1_sw_sels[] = { "pll1_sys", "step", }; 324a5f720bSBai Ping static const char *axi_alt_sels[] = { "pll2_pfd2_396m", "pll3_pfd1_540m", }; 334a5f720bSBai Ping static const char *axi_sels[] = {"periph", "axi_alt_sel", }; 344a5f720bSBai Ping static const char *periph_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", "pll2_198m", }; 354a5f720bSBai Ping static const char *periph2_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", "pll4_audio_div", }; 364a5f720bSBai Ping static const char *periph_clk2_sels[] = { "pll3_usb_otg", "osc", "osc", }; 374a5f720bSBai Ping static const char *periph2_clk2_sels[] = { "pll3_usb_otg", "osc", }; 384a5f720bSBai Ping static const char *periph_sels[] = { "periph_pre", "periph_clk2", }; 394a5f720bSBai Ping static const char *periph2_sels[] = { "periph2_pre", "periph2_clk2", }; 404a5f720bSBai Ping static const char *usdhc_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; 414a5f720bSBai Ping static const char *ssi_sels[] = {"pll3_pfd2_508m", "pll3_pfd3_454m", "pll4_audio_div", "dummy",}; 424a5f720bSBai Ping static const char *spdif_sels[] = { "pll4_audio_div", "pll3_pfd2_508m", "pll5_video_div", "pll3_usb_otg", }; 434a5f720bSBai Ping static const char *ldb_di0_div_sels[] = { "ldb_di0_div_3_5", "ldb_di0_div_7", }; 444a5f720bSBai Ping static const char *ldb_di1_div_sels[] = { "ldb_di1_div_3_5", "ldb_di1_div_7", }; 454a5f720bSBai Ping static const char *ldb_di0_sels[] = { "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll2_pfd3_594m", "pll2_pfd1_594m", "pll3_pfd3_454m", }; 464a5f720bSBai Ping static const char *ldb_di1_sels[] = { "pll3_usb_otg", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll2_bus", "pll3_pfd3_454m", "pll3_pfd2_508m", }; 474a5f720bSBai Ping static const char *lcdif_pre_sels[] = { "pll2_bus", "pll3_pfd3_454m", "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd1_594m", "pll3_pfd1_540m", }; 484a5f720bSBai Ping static const char *ecspi_sels[] = { "pll3_60m", "osc", }; 494a5f720bSBai Ping static const char *uart_sels[] = { "pll3_80m", "osc", }; 504a5f720bSBai Ping static const char *perclk_sels[] = { "ipg", "osc", }; 514a5f720bSBai Ping static const char *lcdif_sels[] = { "lcdif_podf", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 524a5f720bSBai Ping 534a5f720bSBai Ping static const char *epdc_pre_sels[] = { "pll2_bus", "pll3_usb_otg", "pll5_video_div", "pll2_pfd0_352m", "pll2_pfd2_396m", "pll3_pfd2_508m", }; 544a5f720bSBai Ping static const char *epdc_sels[] = { "epdc_podf", "ipp_di0", "ipp_di1", "ldb_di0", "ldb_di1", }; 554a5f720bSBai Ping 564a5f720bSBai Ping static struct clk *clks[IMX6SLL_CLK_END]; 574a5f720bSBai Ping static struct clk_onecell_data clk_data; 584a5f720bSBai Ping 594a5f720bSBai Ping static const struct clk_div_table post_div_table[] = { 604a5f720bSBai Ping { .val = 2, .div = 1, }, 614a5f720bSBai Ping { .val = 1, .div = 2, }, 624a5f720bSBai Ping { .val = 0, .div = 4, }, 634a5f720bSBai Ping { } 644a5f720bSBai Ping }; 654a5f720bSBai Ping 664a5f720bSBai Ping static const struct clk_div_table video_div_table[] = { 674a5f720bSBai Ping { .val = 0, .div = 1, }, 684a5f720bSBai Ping { .val = 1, .div = 2, }, 694a5f720bSBai Ping { .val = 2, .div = 1, }, 704a5f720bSBai Ping { .val = 3, .div = 4, }, 714a5f720bSBai Ping { } 724a5f720bSBai Ping }; 734a5f720bSBai Ping 744a5f720bSBai Ping static u32 share_count_audio; 754a5f720bSBai Ping static u32 share_count_ssi1; 764a5f720bSBai Ping static u32 share_count_ssi2; 774a5f720bSBai Ping static u32 share_count_ssi3; 784a5f720bSBai Ping 794a5f720bSBai Ping static void __init imx6sll_clocks_init(struct device_node *ccm_node) 804a5f720bSBai Ping { 814a5f720bSBai Ping struct device_node *np; 824a5f720bSBai Ping void __iomem *base; 834a5f720bSBai Ping 844a5f720bSBai Ping clks[IMX6SLL_CLK_DUMMY] = imx_clk_fixed("dummy", 0); 854a5f720bSBai Ping 864a5f720bSBai Ping clks[IMX6SLL_CLK_CKIL] = of_clk_get_by_name(ccm_node, "ckil"); 874a5f720bSBai Ping clks[IMX6SLL_CLK_OSC] = of_clk_get_by_name(ccm_node, "osc"); 884a5f720bSBai Ping 894a5f720bSBai Ping /* ipp_di clock is external input */ 904a5f720bSBai Ping clks[IMX6SLL_CLK_IPP_DI0] = of_clk_get_by_name(ccm_node, "ipp_di0"); 914a5f720bSBai Ping clks[IMX6SLL_CLK_IPP_DI1] = of_clk_get_by_name(ccm_node, "ipp_di1"); 924a5f720bSBai Ping 934a5f720bSBai Ping np = of_find_compatible_node(NULL, NULL, "fsl,imx6sll-anatop"); 944a5f720bSBai Ping base = of_iomap(np, 0); 957f5eac59SNicholas Mc Guire of_node_put(np); 964a5f720bSBai Ping WARN_ON(!base); 974a5f720bSBai Ping 984a5f720bSBai Ping /* Do not bypass PLLs initially */ 994a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0x0)); 1004a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0x10)); 1014a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0x20)); 1024a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0x30)); 1034a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0x70)); 1044a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0xa0)); 1054a5f720bSBai Ping writel_relaxed(CCM_ANALOG_PLL_BYPASS, base + xPLL_CLR(0xe0)); 1064a5f720bSBai Ping 1074a5f720bSBai Ping clks[IMX6SLL_PLL1_BYPASS_SRC] = imx_clk_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1084a5f720bSBai Ping clks[IMX6SLL_PLL2_BYPASS_SRC] = imx_clk_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1094a5f720bSBai Ping clks[IMX6SLL_PLL3_BYPASS_SRC] = imx_clk_mux("pll3_bypass_src", base + 0x10, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1104a5f720bSBai Ping clks[IMX6SLL_PLL4_BYPASS_SRC] = imx_clk_mux("pll4_bypass_src", base + 0x70, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1114a5f720bSBai Ping clks[IMX6SLL_PLL5_BYPASS_SRC] = imx_clk_mux("pll5_bypass_src", base + 0xa0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1124a5f720bSBai Ping clks[IMX6SLL_PLL6_BYPASS_SRC] = imx_clk_mux("pll6_bypass_src", base + 0xe0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1134a5f720bSBai Ping clks[IMX6SLL_PLL7_BYPASS_SRC] = imx_clk_mux("pll7_bypass_src", base + 0x20, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 1144a5f720bSBai Ping 1154a5f720bSBai Ping clks[IMX6SLL_CLK_PLL1] = imx_clk_pllv3(IMX_PLLV3_SYS, "pll1", "pll1_bypass_src", base + 0x00, 0x7f); 1164a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2] = imx_clk_pllv3(IMX_PLLV3_GENERIC, "pll2", "pll2_bypass_src", base + 0x30, 0x1); 1174a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3] = imx_clk_pllv3(IMX_PLLV3_USB, "pll3", "pll3_bypass_src", base + 0x10, 0x3); 1184a5f720bSBai Ping clks[IMX6SLL_CLK_PLL4] = imx_clk_pllv3(IMX_PLLV3_AV, "pll4", "pll4_bypass_src", base + 0x70, 0x7f); 1194a5f720bSBai Ping clks[IMX6SLL_CLK_PLL5] = imx_clk_pllv3(IMX_PLLV3_AV, "pll5", "pll5_bypass_src", base + 0xa0, 0x7f); 1204a5f720bSBai Ping clks[IMX6SLL_CLK_PLL6] = imx_clk_pllv3(IMX_PLLV3_ENET, "pll6", "pll6_bypass_src", base + 0xe0, 0x3); 1214a5f720bSBai Ping clks[IMX6SLL_CLK_PLL7] = imx_clk_pllv3(IMX_PLLV3_USB, "pll7", "pll7_bypass_src", base + 0x20, 0x3); 1224a5f720bSBai Ping 1234a5f720bSBai Ping clks[IMX6SLL_PLL1_BYPASS] = imx_clk_mux_flags("pll1_bypass", base + 0x00, 16, 1, pll1_bypass_sels, ARRAY_SIZE(pll1_bypass_sels), CLK_SET_RATE_PARENT); 1244a5f720bSBai Ping clks[IMX6SLL_PLL2_BYPASS] = imx_clk_mux_flags("pll2_bypass", base + 0x30, 16, 1, pll2_bypass_sels, ARRAY_SIZE(pll2_bypass_sels), CLK_SET_RATE_PARENT); 1254a5f720bSBai Ping clks[IMX6SLL_PLL3_BYPASS] = imx_clk_mux_flags("pll3_bypass", base + 0x10, 16, 1, pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sels), CLK_SET_RATE_PARENT); 1264a5f720bSBai Ping clks[IMX6SLL_PLL4_BYPASS] = imx_clk_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); 1274a5f720bSBai Ping clks[IMX6SLL_PLL5_BYPASS] = imx_clk_mux_flags("pll5_bypass", base + 0xa0, 16, 1, pll5_bypass_sels, ARRAY_SIZE(pll5_bypass_sels), CLK_SET_RATE_PARENT); 1284a5f720bSBai Ping clks[IMX6SLL_PLL6_BYPASS] = imx_clk_mux_flags("pll6_bypass", base + 0xe0, 16, 1, pll6_bypass_sels, ARRAY_SIZE(pll6_bypass_sels), CLK_SET_RATE_PARENT); 1294a5f720bSBai Ping clks[IMX6SLL_PLL7_BYPASS] = imx_clk_mux_flags("pll7_bypass", base + 0x20, 16, 1, pll7_bypass_sels, ARRAY_SIZE(pll7_bypass_sels), CLK_SET_RATE_PARENT); 1304a5f720bSBai Ping 1314a5f720bSBai Ping clks[IMX6SLL_CLK_PLL1_SYS] = imx_clk_fixed_factor("pll1_sys", "pll1_bypass", 1, 1); 1324a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_BUS] = imx_clk_gate("pll2_bus", "pll2_bypass", base + 0x30, 13); 1334a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_USB_OTG] = imx_clk_gate("pll3_usb_otg", "pll3_bypass", base + 0x10, 13); 1344a5f720bSBai Ping clks[IMX6SLL_CLK_PLL4_AUDIO] = imx_clk_gate("pll4_audio", "pll4_bypass", base + 0x70, 13); 1354a5f720bSBai Ping clks[IMX6SLL_CLK_PLL5_VIDEO] = imx_clk_gate("pll5_video", "pll5_bypass", base + 0xa0, 13); 1364a5f720bSBai Ping clks[IMX6SLL_CLK_PLL6_ENET] = imx_clk_gate("pll6_enet", "pll6_bypass", base + 0xe0, 13); 1374a5f720bSBai Ping clks[IMX6SLL_CLK_PLL7_USB_HOST] = imx_clk_gate("pll7_usb_host", "pll7_bypass", base + 0x20, 13); 1384a5f720bSBai Ping 1394a5f720bSBai Ping /* 1404a5f720bSBai Ping * Bit 20 is the reserved and read-only bit, we do this only for: 1414a5f720bSBai Ping * - Do nothing for usbphy clk_enable/disable 1424a5f720bSBai Ping * - Keep refcount when do usbphy clk_enable/disable, in that case, 1434a5f720bSBai Ping * the clk framework many need to enable/disable usbphy's parent 1444a5f720bSBai Ping */ 1454a5f720bSBai Ping clks[IMX6SLL_CLK_USBPHY1] = imx_clk_gate("usbphy1", "pll3_usb_otg", base + 0x10, 20); 1464a5f720bSBai Ping clks[IMX6SLL_CLK_USBPHY2] = imx_clk_gate("usbphy2", "pll7_usb_host", base + 0x20, 20); 1474a5f720bSBai Ping 1484a5f720bSBai Ping /* 1494a5f720bSBai Ping * usbphy*_gate needs to be on after system boots up, and software 1504a5f720bSBai Ping * never needs to control it anymore. 1514a5f720bSBai Ping */ 1524a5f720bSBai Ping if (IS_ENABLED(CONFIG_USB_MXS_PHY)) { 1534a5f720bSBai Ping clks[IMX6SLL_CLK_USBPHY1_GATE] = imx_clk_gate_flags("usbphy1_gate", "dummy", base + 0x10, 6, CLK_IS_CRITICAL); 1544a5f720bSBai Ping clks[IMX6SLL_CLK_USBPHY2_GATE] = imx_clk_gate_flags("usbphy2_gate", "dummy", base + 0x20, 6, CLK_IS_CRITICAL); 1554a5f720bSBai Ping } 1564a5f720bSBai Ping 1574a5f720bSBai Ping /* name parent_name reg idx */ 1584a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_PFD0] = imx_clk_pfd("pll2_pfd0_352m", "pll2_bus", base + 0x100, 0); 1594a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_PFD1] = imx_clk_pfd("pll2_pfd1_594m", "pll2_bus", base + 0x100, 1); 1604a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_PFD2] = imx_clk_pfd("pll2_pfd2_396m", "pll2_bus", base + 0x100, 2); 1614a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_PFD3] = imx_clk_pfd("pll2_pfd3_594m", "pll2_bus", base + 0x100, 3); 1624a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_PFD0] = imx_clk_pfd("pll3_pfd0_720m", "pll3_usb_otg", base + 0xf0, 0); 1634a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_PFD1] = imx_clk_pfd("pll3_pfd1_540m", "pll3_usb_otg", base + 0xf0, 1); 1644a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_PFD2] = imx_clk_pfd("pll3_pfd2_508m", "pll3_usb_otg", base + 0xf0, 2); 1654a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_PFD3] = imx_clk_pfd("pll3_pfd3_454m", "pll3_usb_otg", base + 0xf0, 3); 1664a5f720bSBai Ping 1674a5f720bSBai Ping clks[IMX6SLL_CLK_PLL4_POST_DIV] = clk_register_divider_table(NULL, "pll4_post_div", "pll4_audio", 1684a5f720bSBai Ping CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock); 1694a5f720bSBai Ping clks[IMX6SLL_CLK_PLL4_AUDIO_DIV] = clk_register_divider(NULL, "pll4_audio_div", "pll4_post_div", 1704a5f720bSBai Ping CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 15, 1, 0, &imx_ccm_lock); 1714a5f720bSBai Ping clks[IMX6SLL_CLK_PLL5_POST_DIV] = clk_register_divider_table(NULL, "pll5_post_div", "pll5_video", 1724a5f720bSBai Ping CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock); 1734a5f720bSBai Ping clks[IMX6SLL_CLK_PLL5_VIDEO_DIV] = clk_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", 1744a5f720bSBai Ping CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); 1754a5f720bSBai Ping 1764a5f720bSBai Ping /* name parent_name mult div */ 1774a5f720bSBai Ping clks[IMX6SLL_CLK_PLL2_198M] = imx_clk_fixed_factor("pll2_198m", "pll2_pfd2_396m", 1, 2); 1784a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_120M] = imx_clk_fixed_factor("pll3_120m", "pll3_usb_otg", 1, 4); 1794a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_80M] = imx_clk_fixed_factor("pll3_80m", "pll3_usb_otg", 1, 6); 1804a5f720bSBai Ping clks[IMX6SLL_CLK_PLL3_60M] = imx_clk_fixed_factor("pll3_60m", "pll3_usb_otg", 1, 8); 1814a5f720bSBai Ping 1824a5f720bSBai Ping np = ccm_node; 1834a5f720bSBai Ping base = of_iomap(np, 0); 1844a5f720bSBai Ping WARN_ON(!base); 1854a5f720bSBai Ping 1864a5f720bSBai Ping clks[IMX6SLL_CLK_STEP] = imx_clk_mux("step", base + 0x0c, 8, 1, step_sels, ARRAY_SIZE(step_sels)); 1874a5f720bSBai Ping clks[IMX6SLL_CLK_PLL1_SW] = imx_clk_mux_flags("pll1_sw", base + 0x0c, 2, 1, pll1_sw_sels, ARRAY_SIZE(pll1_sw_sels), 0); 1884a5f720bSBai Ping clks[IMX6SLL_CLK_AXI_ALT_SEL] = imx_clk_mux("axi_alt_sel", base + 0x14, 7, 1, axi_alt_sels, ARRAY_SIZE(axi_alt_sels)); 1894a5f720bSBai Ping clks[IMX6SLL_CLK_AXI_SEL] = imx_clk_mux_flags("axi_sel", base + 0x14, 6, 1, axi_sels, ARRAY_SIZE(axi_sels), 0); 1904a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH_PRE] = imx_clk_mux("periph_pre", base + 0x18, 18, 2, periph_pre_sels, ARRAY_SIZE(periph_pre_sels)); 1914a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH2_PRE] = imx_clk_mux("periph2_pre", base + 0x18, 21, 2, periph2_pre_sels, ARRAY_SIZE(periph2_pre_sels)); 1924a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH_CLK2_SEL] = imx_clk_mux("periph_clk2_sel", base + 0x18, 12, 2, periph_clk2_sels, ARRAY_SIZE(periph_clk2_sels)); 1934a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH2_CLK2_SEL] = imx_clk_mux("periph2_clk2_sel", base + 0x18, 20, 1, periph2_clk2_sels, ARRAY_SIZE(periph2_clk2_sels)); 1944a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC1_SEL] = imx_clk_mux("usdhc1_sel", base + 0x1c, 16, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 1954a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC2_SEL] = imx_clk_mux("usdhc2_sel", base + 0x1c, 17, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 1964a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC3_SEL] = imx_clk_mux("usdhc3_sel", base + 0x1c, 18, 1, usdhc_sels, ARRAY_SIZE(usdhc_sels)); 1974a5f720bSBai Ping clks[IMX6SLL_CLK_SSI1_SEL] = imx_clk_mux("ssi1_sel", base + 0x1c, 10, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 1984a5f720bSBai Ping clks[IMX6SLL_CLK_SSI2_SEL] = imx_clk_mux("ssi2_sel", base + 0x1c, 12, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 1994a5f720bSBai Ping clks[IMX6SLL_CLK_SSI3_SEL] = imx_clk_mux("ssi3_sel", base + 0x1c, 14, 2, ssi_sels, ARRAY_SIZE(ssi_sels)); 2004a5f720bSBai Ping clks[IMX6SLL_CLK_PERCLK_SEL] = imx_clk_mux("perclk_sel", base + 0x1c, 6, 1, perclk_sels, ARRAY_SIZE(perclk_sels)); 2014a5f720bSBai Ping clks[IMX6SLL_CLK_UART_SEL] = imx_clk_mux("uart_sel", base + 0x24, 6, 1, uart_sels, ARRAY_SIZE(uart_sels)); 2024a5f720bSBai Ping clks[IMX6SLL_CLK_SPDIF_SEL] = imx_clk_mux("spdif_sel", base + 0x30, 20, 2, spdif_sels, ARRAY_SIZE(spdif_sels)); 2034a5f720bSBai Ping clks[IMX6SLL_CLK_EXTERN_AUDIO_SEL] = imx_clk_mux("extern_audio_sel", base + 0x30, 7, 2, spdif_sels, ARRAY_SIZE(spdif_sels)); 2044a5f720bSBai Ping clks[IMX6SLL_CLK_EPDC_PRE_SEL] = imx_clk_mux("epdc_pre_sel", base + 0x34, 15, 3, epdc_pre_sels, ARRAY_SIZE(epdc_pre_sels)); 2054a5f720bSBai Ping clks[IMX6SLL_CLK_EPDC_SEL] = imx_clk_mux("epdc_sel", base + 0x34, 9, 3, epdc_sels, ARRAY_SIZE(epdc_sels)); 2064a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI_SEL] = imx_clk_mux("ecspi_sel", base + 0x38, 18, 1, ecspi_sels, ARRAY_SIZE(ecspi_sels)); 2074a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_PRE_SEL] = imx_clk_mux("lcdif_pre_sel", base + 0x38, 15, 3, lcdif_pre_sels, ARRAY_SIZE(lcdif_pre_sels)); 2084a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_SEL] = imx_clk_mux("lcdif_sel", base + 0x38, 9, 3, lcdif_sels, ARRAY_SIZE(lcdif_sels)); 2094a5f720bSBai Ping 2104a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH] = imx_clk_busy_mux("periph", base + 0x14, 25, 1, base + 0x48, 5, periph_sels, ARRAY_SIZE(periph_sels)); 2114a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH2] = imx_clk_busy_mux("periph2", base + 0x14, 26, 1, base + 0x48, 3, periph2_sels, ARRAY_SIZE(periph2_sels)); 2124a5f720bSBai Ping 2134a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH_CLK2] = imx_clk_divider("periph_clk2", "periph_clk2_sel", base + 0x14, 27, 3); 2144a5f720bSBai Ping clks[IMX6SLL_CLK_PERIPH2_CLK2] = imx_clk_divider("periph2_clk2", "periph2_clk2_sel", base + 0x14, 0, 3); 2154a5f720bSBai Ping clks[IMX6SLL_CLK_IPG] = imx_clk_divider("ipg", "ahb", base + 0x14, 8, 2); 2164a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_PODF] = imx_clk_divider("lcdif_podf", "lcdif_pred", base + 0x18, 23, 3); 2174a5f720bSBai Ping clks[IMX6SLL_CLK_PERCLK] = imx_clk_divider("perclk", "perclk_sel", base + 0x1c, 0, 6); 2184a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC3_PODF] = imx_clk_divider("usdhc3_podf", "usdhc3_sel", base + 0x24, 19, 3); 2194a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC2_PODF] = imx_clk_divider("usdhc2_podf", "usdhc2_sel", base + 0x24, 16, 3); 2204a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC1_PODF] = imx_clk_divider("usdhc1_podf", "usdhc1_sel", base + 0x24, 11, 3); 2214a5f720bSBai Ping clks[IMX6SLL_CLK_UART_PODF] = imx_clk_divider("uart_podf", "uart_sel", base + 0x24, 0, 6); 2224a5f720bSBai Ping clks[IMX6SLL_CLK_SSI3_PRED] = imx_clk_divider("ssi3_pred", "ssi3_sel", base + 0x28, 22, 3); 2234a5f720bSBai Ping clks[IMX6SLL_CLK_SSI3_PODF] = imx_clk_divider("ssi3_podf", "ssi3_pred", base + 0x28, 16, 6); 2244a5f720bSBai Ping clks[IMX6SLL_CLK_SSI1_PRED] = imx_clk_divider("ssi1_pred", "ssi1_sel", base + 0x28, 6, 3); 2254a5f720bSBai Ping clks[IMX6SLL_CLK_SSI1_PODF] = imx_clk_divider("ssi1_podf", "ssi1_pred", base + 0x28, 0, 6); 2264a5f720bSBai Ping clks[IMX6SLL_CLK_SSI2_PRED] = imx_clk_divider("ssi2_pred", "ssi2_sel", base + 0x2c, 6, 3); 2274a5f720bSBai Ping clks[IMX6SLL_CLK_SSI2_PODF] = imx_clk_divider("ssi2_podf", "ssi2_pred", base + 0x2c, 0, 6); 2284a5f720bSBai Ping clks[IMX6SLL_CLK_SPDIF_PRED] = imx_clk_divider("spdif_pred", "spdif_sel", base + 0x30, 25, 3); 2294a5f720bSBai Ping clks[IMX6SLL_CLK_SPDIF_PODF] = imx_clk_divider("spdif_podf", "spdif_pred", base + 0x30, 22, 3); 2304a5f720bSBai Ping clks[IMX6SLL_CLK_EXTERN_AUDIO_PRED] = imx_clk_divider("extern_audio_pred", "extern_audio_sel", base + 0x30, 12, 3); 2314a5f720bSBai Ping clks[IMX6SLL_CLK_EXTERN_AUDIO_PODF] = imx_clk_divider("extern_audio_podf", "extern_audio_pred", base + 0x30, 9, 3); 2324a5f720bSBai Ping clks[IMX6SLL_CLK_EPDC_PODF] = imx_clk_divider("epdc_podf", "epdc_pre_sel", base + 0x34, 12, 3); 2334a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI_PODF] = imx_clk_divider("ecspi_podf", "ecspi_sel", base + 0x38, 19, 6); 2344a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_PRED] = imx_clk_divider("lcdif_pred", "lcdif_pre_sel", base + 0x38, 12, 3); 2354a5f720bSBai Ping 2364a5f720bSBai Ping clks[IMX6SLL_CLK_ARM] = imx_clk_busy_divider("arm", "pll1_sw", base + 0x10, 0, 3, base + 0x48, 16); 2374a5f720bSBai Ping clks[IMX6SLL_CLK_MMDC_PODF] = imx_clk_busy_divider("mmdc_podf", "periph2", base + 0x14, 3, 3, base + 0x48, 2); 2384a5f720bSBai Ping clks[IMX6SLL_CLK_AXI_PODF] = imx_clk_busy_divider("axi", "axi_sel", base + 0x14, 16, 3, base + 0x48, 0); 2394a5f720bSBai Ping clks[IMX6SLL_CLK_AHB] = imx_clk_busy_divider("ahb", "periph", base + 0x14, 10, 3, base + 0x48, 1); 2404a5f720bSBai Ping 2414a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI0_DIV_3_5] = imx_clk_fixed_factor("ldb_di0_div_3_5", "ldb_di0_sel", 2, 7); 2424a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI0_DIV_7] = imx_clk_fixed_factor("ldb_di0_div_7", "ldb_di0_sel", 1, 7); 2434a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI1_DIV_3_5] = imx_clk_fixed_factor("ldb_di1_div_3_5", "ldb_di1_sel", 2, 7); 2444a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI1_DIV_7] = imx_clk_fixed_factor("ldb_di1_div_7", "ldb_di1_sel", 1, 7); 2454a5f720bSBai Ping 2464a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI0_SEL] = imx_clk_mux("ldb_di0_sel", base + 0x2c, 9, 3, ldb_di0_sels, ARRAY_SIZE(ldb_di0_sels)); 2474a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI1_SEL] = imx_clk_mux("ldb_di1_sel", base + 0x1c, 7, 3, ldb_di1_sels, ARRAY_SIZE(ldb_di1_sels)); 2484a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI0_DIV_SEL] = imx_clk_mux("ldb_di0_div_sel", base + 0x20, 10, 1, ldb_di0_div_sels, ARRAY_SIZE(ldb_di0_div_sels)); 2494a5f720bSBai Ping clks[IMX6SLL_CLK_LDB_DI1_DIV_SEL] = imx_clk_mux("ldb_di1_div_sel", base + 0x20, 10, 1, ldb_di1_div_sels, ARRAY_SIZE(ldb_di1_div_sels)); 2504a5f720bSBai Ping 2514a5f720bSBai Ping /* CCGR0 */ 2524a5f720bSBai Ping clks[IMX6SLL_CLK_AIPSTZ1] = imx_clk_gate2_flags("aips_tz1", "ahb", base + 0x68, 0, CLK_IS_CRITICAL); 2534a5f720bSBai Ping clks[IMX6SLL_CLK_AIPSTZ2] = imx_clk_gate2_flags("aips_tz2", "ahb", base + 0x68, 2, CLK_IS_CRITICAL); 2544a5f720bSBai Ping clks[IMX6SLL_CLK_DCP] = imx_clk_gate2("dcp", "ahb", base + 0x68, 10); 2554a5f720bSBai Ping clks[IMX6SLL_CLK_UART2_IPG] = imx_clk_gate2("uart2_ipg", "ipg", base + 0x68, 28); 2564a5f720bSBai Ping clks[IMX6SLL_CLK_UART2_SERIAL] = imx_clk_gate2("uart2_serial", "uart_podf", base + 0x68, 28); 2579d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO2] = imx_clk_gate2("gpio2", "ipg", base + 0x68, 30); 2584a5f720bSBai Ping 2594a5f720bSBai Ping /* CCGR1 */ 2604a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI1] = imx_clk_gate2("ecspi1", "ecspi_podf", base + 0x6c, 0); 2614a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI2] = imx_clk_gate2("ecspi2", "ecspi_podf", base + 0x6c, 2); 2624a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI3] = imx_clk_gate2("ecspi3", "ecspi_podf", base + 0x6c, 4); 2634a5f720bSBai Ping clks[IMX6SLL_CLK_ECSPI4] = imx_clk_gate2("ecspi4", "ecspi_podf", base + 0x6c, 6); 2644a5f720bSBai Ping clks[IMX6SLL_CLK_UART3_IPG] = imx_clk_gate2("uart3_ipg", "ipg", base + 0x6c, 10); 2654a5f720bSBai Ping clks[IMX6SLL_CLK_UART3_SERIAL] = imx_clk_gate2("uart3_serial", "uart_podf", base + 0x6c, 10); 2664a5f720bSBai Ping clks[IMX6SLL_CLK_EPIT1] = imx_clk_gate2("epit1", "perclk", base + 0x6c, 12); 2674a5f720bSBai Ping clks[IMX6SLL_CLK_EPIT2] = imx_clk_gate2("epit2", "perclk", base + 0x6c, 14); 2684a5f720bSBai Ping clks[IMX6SLL_CLK_GPT_BUS] = imx_clk_gate2("gpt1_bus", "perclk", base + 0x6c, 20); 2694a5f720bSBai Ping clks[IMX6SLL_CLK_GPT_SERIAL] = imx_clk_gate2("gpt1_serial", "perclk", base + 0x6c, 22); 2704a5f720bSBai Ping clks[IMX6SLL_CLK_UART4_IPG] = imx_clk_gate2("uart4_ipg", "ipg", base + 0x6c, 24); 2714a5f720bSBai Ping clks[IMX6SLL_CLK_UART4_SERIAL] = imx_clk_gate2("uart4_serail", "uart_podf", base + 0x6c, 24); 2729d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO1] = imx_clk_gate2("gpio1", "ipg", base + 0x6c, 26); 2739d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO5] = imx_clk_gate2("gpio5", "ipg", base + 0x6c, 30); 2744a5f720bSBai Ping 2754a5f720bSBai Ping /* CCGR2 */ 2769d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO6] = imx_clk_gate2("gpio6", "ipg", base + 0x70, 0); 2774a5f720bSBai Ping clks[IMX6SLL_CLK_CSI] = imx_clk_gate2("csi", "axi", base + 0x70, 2); 2784a5f720bSBai Ping clks[IMX6SLL_CLK_I2C1] = imx_clk_gate2("i2c1", "perclk", base + 0x70, 6); 2794a5f720bSBai Ping clks[IMX6SLL_CLK_I2C2] = imx_clk_gate2("i2c2", "perclk", base + 0x70, 8); 2804a5f720bSBai Ping clks[IMX6SLL_CLK_I2C3] = imx_clk_gate2("i2c3", "perclk", base + 0x70, 10); 2814a5f720bSBai Ping clks[IMX6SLL_CLK_OCOTP] = imx_clk_gate2("ocotp", "ipg", base + 0x70, 12); 2829d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO3] = imx_clk_gate2("gpio3", "ipg", base + 0x70, 26); 2834a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_APB] = imx_clk_gate2("lcdif_apb", "axi", base + 0x70, 28); 2844a5f720bSBai Ping clks[IMX6SLL_CLK_PXP] = imx_clk_gate2("pxp", "axi", base + 0x70, 30); 2854a5f720bSBai Ping 2864a5f720bSBai Ping /* CCGR3 */ 2874a5f720bSBai Ping clks[IMX6SLL_CLK_UART5_IPG] = imx_clk_gate2("uart5_ipg", "ipg", base + 0x74, 2); 2884a5f720bSBai Ping clks[IMX6SLL_CLK_UART5_SERIAL] = imx_clk_gate2("uart5_serial", "uart_podf", base + 0x74, 2); 2894a5f720bSBai Ping clks[IMX6SLL_CLK_EPDC_AXI] = imx_clk_gate2("epdc_aclk", "axi", base + 0x74, 4); 2904a5f720bSBai Ping clks[IMX6SLL_CLK_EPDC_PIX] = imx_clk_gate2("epdc_pix", "epdc_podf", base + 0x74, 4); 2914a5f720bSBai Ping clks[IMX6SLL_CLK_LCDIF_PIX] = imx_clk_gate2("lcdif_pix", "lcdif_podf", base + 0x74, 10); 2929d8108f9SAnson Huang clks[IMX6SLL_CLK_GPIO4] = imx_clk_gate2("gpio4", "ipg", base + 0x74, 12); 2934a5f720bSBai Ping clks[IMX6SLL_CLK_WDOG1] = imx_clk_gate2("wdog1", "ipg", base + 0x74, 16); 2944a5f720bSBai Ping clks[IMX6SLL_CLK_MMDC_P0_FAST] = imx_clk_gate_flags("mmdc_p0_fast", "mmdc_podf", base + 0x74, 20, CLK_IS_CRITICAL); 2954a5f720bSBai Ping clks[IMX6SLL_CLK_MMDC_P0_IPG] = imx_clk_gate2_flags("mmdc_p0_ipg", "ipg", base + 0x74, 24, CLK_IS_CRITICAL); 296aac7ff20SAnson Huang clks[IMX6SLL_CLK_MMDC_P1_IPG] = imx_clk_gate2("mmdc_p1_ipg", "ipg", base + 0x74, 26); 2974a5f720bSBai Ping clks[IMX6SLL_CLK_OCRAM] = imx_clk_gate_flags("ocram","ahb", base + 0x74, 28, CLK_IS_CRITICAL); 2984a5f720bSBai Ping 2994a5f720bSBai Ping /* CCGR4 */ 3004a5f720bSBai Ping clks[IMX6SLL_CLK_PWM1] = imx_clk_gate2("pwm1", "perclk", base + 0x78, 16); 3014a5f720bSBai Ping clks[IMX6SLL_CLK_PWM2] = imx_clk_gate2("pwm2", "perclk", base + 0x78, 18); 3024a5f720bSBai Ping clks[IMX6SLL_CLK_PWM3] = imx_clk_gate2("pwm3", "perclk", base + 0x78, 20); 3034a5f720bSBai Ping clks[IMX6SLL_CLK_PWM4] = imx_clk_gate2("pwm4", "perclk", base + 0x78, 22); 3044a5f720bSBai Ping 3054a5f720bSBai Ping /* CCGR5 */ 3064a5f720bSBai Ping clks[IMX6SLL_CLK_ROM] = imx_clk_gate2_flags("rom", "ahb", base + 0x7c, 0, CLK_IS_CRITICAL); 3074a5f720bSBai Ping clks[IMX6SLL_CLK_SDMA] = imx_clk_gate2("sdma", "ahb", base + 0x7c, 6); 3084a5f720bSBai Ping clks[IMX6SLL_CLK_WDOG2] = imx_clk_gate2("wdog2", "ipg", base + 0x7c, 10); 3094a5f720bSBai Ping clks[IMX6SLL_CLK_SPBA] = imx_clk_gate2("spba", "ipg", base + 0x7c, 12); 3104a5f720bSBai Ping clks[IMX6SLL_CLK_EXTERN_AUDIO] = imx_clk_gate2_shared("extern_audio", "extern_audio_podf", base + 0x7c, 14, &share_count_audio); 3114a5f720bSBai Ping clks[IMX6SLL_CLK_SPDIF] = imx_clk_gate2_shared("spdif", "spdif_podf", base + 0x7c, 14, &share_count_audio); 3124a5f720bSBai Ping clks[IMX6SLL_CLK_SPDIF_GCLK] = imx_clk_gate2_shared("spdif_gclk", "ipg", base + 0x7c, 14, &share_count_audio); 3134a5f720bSBai Ping clks[IMX6SLL_CLK_SSI1] = imx_clk_gate2_shared("ssi1", "ssi1_podf", base + 0x7c, 18, &share_count_ssi1); 3144a5f720bSBai Ping clks[IMX6SLL_CLK_SSI1_IPG] = imx_clk_gate2_shared("ssi1_ipg", "ipg", base + 0x7c, 18, &share_count_ssi1); 3154a5f720bSBai Ping clks[IMX6SLL_CLK_SSI2] = imx_clk_gate2_shared("ssi2", "ssi2_podf", base + 0x7c, 20, &share_count_ssi2); 3164a5f720bSBai Ping clks[IMX6SLL_CLK_SSI2_IPG] = imx_clk_gate2_shared("ssi2_ipg", "ipg", base + 0x7c, 20, &share_count_ssi2); 3174a5f720bSBai Ping clks[IMX6SLL_CLK_SSI3] = imx_clk_gate2_shared("ssi3", "ssi3_podf", base + 0x7c, 22, &share_count_ssi3); 3184a5f720bSBai Ping clks[IMX6SLL_CLK_SSI3_IPG] = imx_clk_gate2_shared("ssi3_ipg", "ipg", base + 0x7c, 22, &share_count_ssi3); 3194a5f720bSBai Ping clks[IMX6SLL_CLK_UART1_IPG] = imx_clk_gate2("uart1_ipg", "ipg", base + 0x7c, 24); 3204a5f720bSBai Ping clks[IMX6SLL_CLK_UART1_SERIAL] = imx_clk_gate2("uart1_serial", "uart_podf", base + 0x7c, 24); 3214a5f720bSBai Ping 3224a5f720bSBai Ping /* CCGR6 */ 3234a5f720bSBai Ping clks[IMX6SLL_CLK_USBOH3] = imx_clk_gate2("usboh3", "ipg", base + 0x80, 0); 3244a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC1] = imx_clk_gate2("usdhc1", "usdhc1_podf", base + 0x80, 2); 3254a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC2] = imx_clk_gate2("usdhc2", "usdhc2_podf", base + 0x80, 4); 3264a5f720bSBai Ping clks[IMX6SLL_CLK_USDHC3] = imx_clk_gate2("usdhc3", "usdhc3_podf", base + 0x80, 6); 3274a5f720bSBai Ping 3284a5f720bSBai Ping /* mask handshake of mmdc */ 3294a5f720bSBai Ping writel_relaxed(BM_CCM_CCDR_MMDC_CH0_MASK, base + 0x4); 3304a5f720bSBai Ping 3314a5f720bSBai Ping imx_check_clocks(clks, ARRAY_SIZE(clks)); 3324a5f720bSBai Ping 3334a5f720bSBai Ping clk_data.clks = clks; 3344a5f720bSBai Ping clk_data.clk_num = ARRAY_SIZE(clks); 3354a5f720bSBai Ping of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data); 3364a5f720bSBai Ping 3374a5f720bSBai Ping /* Lower the AHB clock rate before changing the clock source. */ 3384a5f720bSBai Ping clk_set_rate(clks[IMX6SLL_CLK_AHB], 99000000); 3394a5f720bSBai Ping 3404a5f720bSBai Ping /* Change periph_pre clock to pll2_bus to adjust AXI rate to 264MHz */ 3414a5f720bSBai Ping clk_set_parent(clks[IMX6SLL_CLK_PERIPH_CLK2_SEL], clks[IMX6SLL_CLK_PLL3_USB_OTG]); 3424a5f720bSBai Ping clk_set_parent(clks[IMX6SLL_CLK_PERIPH], clks[IMX6SLL_CLK_PERIPH_CLK2]); 3434a5f720bSBai Ping clk_set_parent(clks[IMX6SLL_CLK_PERIPH_PRE], clks[IMX6SLL_CLK_PLL2_BUS]); 3444a5f720bSBai Ping clk_set_parent(clks[IMX6SLL_CLK_PERIPH], clks[IMX6SLL_CLK_PERIPH_PRE]); 3454a5f720bSBai Ping 3464a5f720bSBai Ping clk_set_rate(clks[IMX6SLL_CLK_AHB], 132000000); 3474a5f720bSBai Ping } 3484a5f720bSBai Ping CLK_OF_DECLARE_DRIVER(imx6sll, "fsl,imx6sll-ccm", imx6sll_clocks_init); 349