11f27f152SAlex Elder /* 21f27f152SAlex Elder * Copyright (C) 2013 Broadcom Corporation 31f27f152SAlex Elder * Copyright 2013 Linaro Limited 41f27f152SAlex Elder * 51f27f152SAlex Elder * This program is free software; you can redistribute it and/or 61f27f152SAlex Elder * modify it under the terms of the GNU General Public License as 71f27f152SAlex Elder * published by the Free Software Foundation version 2. 81f27f152SAlex Elder * 91f27f152SAlex Elder * This program is distributed "as is" WITHOUT ANY WARRANTY of any 101f27f152SAlex Elder * kind, whether express or implied; without even the implied warranty 111f27f152SAlex Elder * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 121f27f152SAlex Elder * GNU General Public License for more details. 131f27f152SAlex Elder */ 141f27f152SAlex Elder 151f27f152SAlex Elder #include "clk-kona.h" 161f27f152SAlex Elder #include "dt-bindings/clock/bcm281xx.h" 171f27f152SAlex Elder 181f27f152SAlex Elder /* bcm11351 CCU device tree "compatible" strings */ 191f27f152SAlex Elder #define BCM11351_DT_ROOT_CCU_COMPAT "brcm,bcm11351-root-ccu" 201f27f152SAlex Elder #define BCM11351_DT_AON_CCU_COMPAT "brcm,bcm11351-aon-ccu" 211f27f152SAlex Elder #define BCM11351_DT_HUB_CCU_COMPAT "brcm,bcm11351-hub-ccu" 221f27f152SAlex Elder #define BCM11351_DT_MASTER_CCU_COMPAT "brcm,bcm11351-master-ccu" 231f27f152SAlex Elder #define BCM11351_DT_SLAVE_CCU_COMPAT "brcm,bcm11351-slave-ccu" 241f27f152SAlex Elder 251f27f152SAlex Elder /* Root CCU clocks */ 261f27f152SAlex Elder 271f27f152SAlex Elder static struct peri_clk_data frac_1m_data = { 281f27f152SAlex Elder .gate = HW_SW_GATE(0x214, 16, 0, 1), 291f27f152SAlex Elder .trig = TRIGGER(0x0e04, 0), 301f27f152SAlex Elder .div = FRAC_DIVIDER(0x0e00, 0, 22, 16), 311f27f152SAlex Elder .clocks = CLOCKS("ref_crystal"), 321f27f152SAlex Elder }; 331f27f152SAlex Elder 341f27f152SAlex Elder /* AON CCU clocks */ 351f27f152SAlex Elder 361f27f152SAlex Elder static struct peri_clk_data hub_timer_data = { 371f27f152SAlex Elder .gate = HW_SW_GATE(0x0414, 16, 0, 1), 381f27f152SAlex Elder .clocks = CLOCKS("bbl_32k", 391f27f152SAlex Elder "frac_1m", 401f27f152SAlex Elder "dft_19_5m"), 411f27f152SAlex Elder .sel = SELECTOR(0x0a10, 0, 2), 421f27f152SAlex Elder .trig = TRIGGER(0x0a40, 4), 431f27f152SAlex Elder }; 441f27f152SAlex Elder 451f27f152SAlex Elder static struct peri_clk_data pmu_bsc_data = { 461f27f152SAlex Elder .gate = HW_SW_GATE(0x0418, 16, 0, 1), 471f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 481f27f152SAlex Elder "pmu_bsc_var", 491f27f152SAlex Elder "bbl_32k"), 501f27f152SAlex Elder .sel = SELECTOR(0x0a04, 0, 2), 511f27f152SAlex Elder .div = DIVIDER(0x0a04, 3, 4), 521f27f152SAlex Elder .trig = TRIGGER(0x0a40, 0), 531f27f152SAlex Elder }; 541f27f152SAlex Elder 551f27f152SAlex Elder static struct peri_clk_data pmu_bsc_var_data = { 561f27f152SAlex Elder .clocks = CLOCKS("var_312m", 571f27f152SAlex Elder "ref_312m"), 581f27f152SAlex Elder .sel = SELECTOR(0x0a00, 0, 2), 591f27f152SAlex Elder .div = DIVIDER(0x0a00, 4, 5), 601f27f152SAlex Elder .trig = TRIGGER(0x0a40, 2), 611f27f152SAlex Elder }; 621f27f152SAlex Elder 631f27f152SAlex Elder /* Hub CCU clocks */ 641f27f152SAlex Elder 651f27f152SAlex Elder static struct peri_clk_data tmon_1m_data = { 661f27f152SAlex Elder .gate = HW_SW_GATE(0x04a4, 18, 2, 3), 671f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 681f27f152SAlex Elder "frac_1m"), 691f27f152SAlex Elder .sel = SELECTOR(0x0e74, 0, 2), 701f27f152SAlex Elder .trig = TRIGGER(0x0e84, 1), 711f27f152SAlex Elder }; 721f27f152SAlex Elder 731f27f152SAlex Elder /* Master CCU clocks */ 741f27f152SAlex Elder 751f27f152SAlex Elder static struct peri_clk_data sdio1_data = { 761f27f152SAlex Elder .gate = HW_SW_GATE(0x0358, 18, 2, 3), 771f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 781f27f152SAlex Elder "var_52m", 791f27f152SAlex Elder "ref_52m", 801f27f152SAlex Elder "var_96m", 811f27f152SAlex Elder "ref_96m"), 821f27f152SAlex Elder .sel = SELECTOR(0x0a28, 0, 3), 831f27f152SAlex Elder .div = DIVIDER(0x0a28, 4, 14), 841f27f152SAlex Elder .trig = TRIGGER(0x0afc, 9), 851f27f152SAlex Elder }; 861f27f152SAlex Elder 871f27f152SAlex Elder static struct peri_clk_data sdio2_data = { 881f27f152SAlex Elder .gate = HW_SW_GATE(0x035c, 18, 2, 3), 891f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 901f27f152SAlex Elder "var_52m", 911f27f152SAlex Elder "ref_52m", 921f27f152SAlex Elder "var_96m", 931f27f152SAlex Elder "ref_96m"), 941f27f152SAlex Elder .sel = SELECTOR(0x0a2c, 0, 3), 951f27f152SAlex Elder .div = DIVIDER(0x0a2c, 4, 14), 961f27f152SAlex Elder .trig = TRIGGER(0x0afc, 10), 971f27f152SAlex Elder }; 981f27f152SAlex Elder 991f27f152SAlex Elder static struct peri_clk_data sdio3_data = { 1001f27f152SAlex Elder .gate = HW_SW_GATE(0x0364, 18, 2, 3), 1011f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1021f27f152SAlex Elder "var_52m", 1031f27f152SAlex Elder "ref_52m", 1041f27f152SAlex Elder "var_96m", 1051f27f152SAlex Elder "ref_96m"), 1061f27f152SAlex Elder .sel = SELECTOR(0x0a34, 0, 3), 1071f27f152SAlex Elder .div = DIVIDER(0x0a34, 4, 14), 1081f27f152SAlex Elder .trig = TRIGGER(0x0afc, 12), 1091f27f152SAlex Elder }; 1101f27f152SAlex Elder 1111f27f152SAlex Elder static struct peri_clk_data sdio4_data = { 1121f27f152SAlex Elder .gate = HW_SW_GATE(0x0360, 18, 2, 3), 1131f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1141f27f152SAlex Elder "var_52m", 1151f27f152SAlex Elder "ref_52m", 1161f27f152SAlex Elder "var_96m", 1171f27f152SAlex Elder "ref_96m"), 1181f27f152SAlex Elder .sel = SELECTOR(0x0a30, 0, 3), 1191f27f152SAlex Elder .div = DIVIDER(0x0a30, 4, 14), 1201f27f152SAlex Elder .trig = TRIGGER(0x0afc, 11), 1211f27f152SAlex Elder }; 1221f27f152SAlex Elder 1231f27f152SAlex Elder static struct peri_clk_data usb_ic_data = { 1241f27f152SAlex Elder .gate = HW_SW_GATE(0x0354, 18, 2, 3), 1251f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1261f27f152SAlex Elder "var_96m", 1271f27f152SAlex Elder "ref_96m"), 1281f27f152SAlex Elder .div = FIXED_DIVIDER(2), 1291f27f152SAlex Elder .sel = SELECTOR(0x0a24, 0, 2), 1301f27f152SAlex Elder .trig = TRIGGER(0x0afc, 7), 1311f27f152SAlex Elder }; 1321f27f152SAlex Elder 1331f27f152SAlex Elder /* also called usbh_48m */ 1341f27f152SAlex Elder static struct peri_clk_data hsic2_48m_data = { 1351f27f152SAlex Elder .gate = HW_SW_GATE(0x0370, 18, 2, 3), 1361f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1371f27f152SAlex Elder "var_96m", 1381f27f152SAlex Elder "ref_96m"), 1391f27f152SAlex Elder .sel = SELECTOR(0x0a38, 0, 2), 1401f27f152SAlex Elder .div = FIXED_DIVIDER(2), 1411f27f152SAlex Elder .trig = TRIGGER(0x0afc, 5), 1421f27f152SAlex Elder }; 1431f27f152SAlex Elder 1441f27f152SAlex Elder /* also called usbh_12m */ 1451f27f152SAlex Elder static struct peri_clk_data hsic2_12m_data = { 1461f27f152SAlex Elder .gate = HW_SW_GATE(0x0370, 20, 4, 5), 1471f27f152SAlex Elder .div = DIVIDER(0x0a38, 12, 2), 1481f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1491f27f152SAlex Elder "var_96m", 1501f27f152SAlex Elder "ref_96m"), 1511f27f152SAlex Elder .pre_div = FIXED_DIVIDER(2), 1521f27f152SAlex Elder .sel = SELECTOR(0x0a38, 0, 2), 1531f27f152SAlex Elder .trig = TRIGGER(0x0afc, 5), 1541f27f152SAlex Elder }; 1551f27f152SAlex Elder 1561f27f152SAlex Elder /* Slave CCU clocks */ 1571f27f152SAlex Elder 1581f27f152SAlex Elder static struct peri_clk_data uartb_data = { 1591f27f152SAlex Elder .gate = HW_SW_GATE(0x0400, 18, 2, 3), 1601f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1611f27f152SAlex Elder "var_156m", 1621f27f152SAlex Elder "ref_156m"), 1631f27f152SAlex Elder .sel = SELECTOR(0x0a10, 0, 2), 1641f27f152SAlex Elder .div = FRAC_DIVIDER(0x0a10, 4, 12, 8), 1651f27f152SAlex Elder .trig = TRIGGER(0x0afc, 2), 1661f27f152SAlex Elder }; 1671f27f152SAlex Elder 1681f27f152SAlex Elder static struct peri_clk_data uartb2_data = { 1691f27f152SAlex Elder .gate = HW_SW_GATE(0x0404, 18, 2, 3), 1701f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1711f27f152SAlex Elder "var_156m", 1721f27f152SAlex Elder "ref_156m"), 1731f27f152SAlex Elder .sel = SELECTOR(0x0a14, 0, 2), 1741f27f152SAlex Elder .div = FRAC_DIVIDER(0x0a14, 4, 12, 8), 1751f27f152SAlex Elder .trig = TRIGGER(0x0afc, 3), 1761f27f152SAlex Elder }; 1771f27f152SAlex Elder 1781f27f152SAlex Elder static struct peri_clk_data uartb3_data = { 1791f27f152SAlex Elder .gate = HW_SW_GATE(0x0408, 18, 2, 3), 1801f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1811f27f152SAlex Elder "var_156m", 1821f27f152SAlex Elder "ref_156m"), 1831f27f152SAlex Elder .sel = SELECTOR(0x0a18, 0, 2), 1841f27f152SAlex Elder .div = FRAC_DIVIDER(0x0a18, 4, 12, 8), 1851f27f152SAlex Elder .trig = TRIGGER(0x0afc, 4), 1861f27f152SAlex Elder }; 1871f27f152SAlex Elder 1881f27f152SAlex Elder static struct peri_clk_data uartb4_data = { 1891f27f152SAlex Elder .gate = HW_SW_GATE(0x0408, 18, 2, 3), 1901f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 1911f27f152SAlex Elder "var_156m", 1921f27f152SAlex Elder "ref_156m"), 1931f27f152SAlex Elder .sel = SELECTOR(0x0a1c, 0, 2), 1941f27f152SAlex Elder .div = FRAC_DIVIDER(0x0a1c, 4, 12, 8), 1951f27f152SAlex Elder .trig = TRIGGER(0x0afc, 5), 1961f27f152SAlex Elder }; 1971f27f152SAlex Elder 1981f27f152SAlex Elder static struct peri_clk_data ssp0_data = { 1991f27f152SAlex Elder .gate = HW_SW_GATE(0x0410, 18, 2, 3), 2001f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2011f27f152SAlex Elder "var_104m", 2021f27f152SAlex Elder "ref_104m", 2031f27f152SAlex Elder "var_96m", 2041f27f152SAlex Elder "ref_96m"), 2051f27f152SAlex Elder .sel = SELECTOR(0x0a20, 0, 3), 2061f27f152SAlex Elder .div = DIVIDER(0x0a20, 4, 14), 2071f27f152SAlex Elder .trig = TRIGGER(0x0afc, 6), 2081f27f152SAlex Elder }; 2091f27f152SAlex Elder 2101f27f152SAlex Elder static struct peri_clk_data ssp2_data = { 2111f27f152SAlex Elder .gate = HW_SW_GATE(0x0418, 18, 2, 3), 2121f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2131f27f152SAlex Elder "var_104m", 2141f27f152SAlex Elder "ref_104m", 2151f27f152SAlex Elder "var_96m", 2161f27f152SAlex Elder "ref_96m"), 2171f27f152SAlex Elder .sel = SELECTOR(0x0a28, 0, 3), 2181f27f152SAlex Elder .div = DIVIDER(0x0a28, 4, 14), 2191f27f152SAlex Elder .trig = TRIGGER(0x0afc, 8), 2201f27f152SAlex Elder }; 2211f27f152SAlex Elder 2221f27f152SAlex Elder static struct peri_clk_data bsc1_data = { 2231f27f152SAlex Elder .gate = HW_SW_GATE(0x0458, 18, 2, 3), 2241f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2251f27f152SAlex Elder "var_104m", 2261f27f152SAlex Elder "ref_104m", 2271f27f152SAlex Elder "var_13m", 2281f27f152SAlex Elder "ref_13m"), 2291f27f152SAlex Elder .sel = SELECTOR(0x0a64, 0, 3), 2301f27f152SAlex Elder .trig = TRIGGER(0x0afc, 23), 2311f27f152SAlex Elder }; 2321f27f152SAlex Elder 2331f27f152SAlex Elder static struct peri_clk_data bsc2_data = { 2341f27f152SAlex Elder .gate = HW_SW_GATE(0x045c, 18, 2, 3), 2351f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2361f27f152SAlex Elder "var_104m", 2371f27f152SAlex Elder "ref_104m", 2381f27f152SAlex Elder "var_13m", 2391f27f152SAlex Elder "ref_13m"), 2401f27f152SAlex Elder .sel = SELECTOR(0x0a68, 0, 3), 2411f27f152SAlex Elder .trig = TRIGGER(0x0afc, 24), 2421f27f152SAlex Elder }; 2431f27f152SAlex Elder 2441f27f152SAlex Elder static struct peri_clk_data bsc3_data = { 2451f27f152SAlex Elder .gate = HW_SW_GATE(0x0484, 18, 2, 3), 2461f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2471f27f152SAlex Elder "var_104m", 2481f27f152SAlex Elder "ref_104m", 2491f27f152SAlex Elder "var_13m", 2501f27f152SAlex Elder "ref_13m"), 2511f27f152SAlex Elder .sel = SELECTOR(0x0a84, 0, 3), 2521f27f152SAlex Elder .trig = TRIGGER(0x0b00, 2), 2531f27f152SAlex Elder }; 2541f27f152SAlex Elder 2551f27f152SAlex Elder static struct peri_clk_data pwm_data = { 2561f27f152SAlex Elder .gate = HW_SW_GATE(0x0468, 18, 2, 3), 2571f27f152SAlex Elder .clocks = CLOCKS("ref_crystal", 2581f27f152SAlex Elder "var_104m"), 2591f27f152SAlex Elder .sel = SELECTOR(0x0a70, 0, 2), 2601f27f152SAlex Elder .div = DIVIDER(0x0a70, 4, 3), 2611f27f152SAlex Elder .trig = TRIGGER(0x0afc, 15), 2621f27f152SAlex Elder }; 2631f27f152SAlex Elder 2641f27f152SAlex Elder /* 2651f27f152SAlex Elder * CCU setup routines 2661f27f152SAlex Elder * 2671f27f152SAlex Elder * These are called from kona_dt_ccu_setup() to initialize the array 2681f27f152SAlex Elder * of clocks provided by the CCU. Once allocated, the entries in 2691f27f152SAlex Elder * the array are initialized by calling kona_clk_setup() with the 2701f27f152SAlex Elder * initialization data for each clock. They return 0 if successful 2711f27f152SAlex Elder * or an error code otherwise. 2721f27f152SAlex Elder */ 2731f27f152SAlex Elder static int __init bcm281xx_root_ccu_clks_setup(struct ccu_data *ccu) 2741f27f152SAlex Elder { 2751f27f152SAlex Elder struct clk **clks; 2761f27f152SAlex Elder size_t count = BCM281XX_ROOT_CCU_CLOCK_COUNT; 2771f27f152SAlex Elder 2781f27f152SAlex Elder clks = kzalloc(count * sizeof(*clks), GFP_KERNEL); 2791f27f152SAlex Elder if (!clks) { 2801f27f152SAlex Elder pr_err("%s: failed to allocate root clocks\n", __func__); 2811f27f152SAlex Elder return -ENOMEM; 2821f27f152SAlex Elder } 2831f27f152SAlex Elder ccu->data.clks = clks; 2841f27f152SAlex Elder ccu->data.clk_num = count; 2851f27f152SAlex Elder 2861f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_ROOT_CCU_FRAC_1M, frac_1m); 2871f27f152SAlex Elder 2881f27f152SAlex Elder return 0; 2891f27f152SAlex Elder } 2901f27f152SAlex Elder 2911f27f152SAlex Elder static int __init bcm281xx_aon_ccu_clks_setup(struct ccu_data *ccu) 2921f27f152SAlex Elder { 2931f27f152SAlex Elder struct clk **clks; 2941f27f152SAlex Elder size_t count = BCM281XX_AON_CCU_CLOCK_COUNT; 2951f27f152SAlex Elder 2961f27f152SAlex Elder clks = kzalloc(count * sizeof(*clks), GFP_KERNEL); 2971f27f152SAlex Elder if (!clks) { 2981f27f152SAlex Elder pr_err("%s: failed to allocate aon clocks\n", __func__); 2991f27f152SAlex Elder return -ENOMEM; 3001f27f152SAlex Elder } 3011f27f152SAlex Elder ccu->data.clks = clks; 3021f27f152SAlex Elder ccu->data.clk_num = count; 3031f27f152SAlex Elder 3041f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_AON_CCU_HUB_TIMER, hub_timer); 3051f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_AON_CCU_PMU_BSC, pmu_bsc); 3061f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_AON_CCU_PMU_BSC_VAR, pmu_bsc_var); 3071f27f152SAlex Elder 3081f27f152SAlex Elder return 0; 3091f27f152SAlex Elder } 3101f27f152SAlex Elder 3111f27f152SAlex Elder static int __init bcm281xx_hub_ccu_clks_setup(struct ccu_data *ccu) 3121f27f152SAlex Elder { 3131f27f152SAlex Elder struct clk **clks; 3141f27f152SAlex Elder size_t count = BCM281XX_HUB_CCU_CLOCK_COUNT; 3151f27f152SAlex Elder 3161f27f152SAlex Elder clks = kzalloc(count * sizeof(*clks), GFP_KERNEL); 3171f27f152SAlex Elder if (!clks) { 3181f27f152SAlex Elder pr_err("%s: failed to allocate hub clocks\n", __func__); 3191f27f152SAlex Elder return -ENOMEM; 3201f27f152SAlex Elder } 3211f27f152SAlex Elder ccu->data.clks = clks; 3221f27f152SAlex Elder ccu->data.clk_num = count; 3231f27f152SAlex Elder 3241f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_HUB_CCU_TMON_1M, tmon_1m); 3251f27f152SAlex Elder 3261f27f152SAlex Elder return 0; 3271f27f152SAlex Elder } 3281f27f152SAlex Elder 3291f27f152SAlex Elder static int __init bcm281xx_master_ccu_clks_setup(struct ccu_data *ccu) 3301f27f152SAlex Elder { 3311f27f152SAlex Elder struct clk **clks; 3321f27f152SAlex Elder size_t count = BCM281XX_MASTER_CCU_CLOCK_COUNT; 3331f27f152SAlex Elder 3341f27f152SAlex Elder clks = kzalloc(count * sizeof(*clks), GFP_KERNEL); 3351f27f152SAlex Elder if (!clks) { 3361f27f152SAlex Elder pr_err("%s: failed to allocate master clocks\n", __func__); 3371f27f152SAlex Elder return -ENOMEM; 3381f27f152SAlex Elder } 3391f27f152SAlex Elder ccu->data.clks = clks; 3401f27f152SAlex Elder ccu->data.clk_num = count; 3411f27f152SAlex Elder 3421f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_SDIO1, sdio1); 3431f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_SDIO2, sdio2); 3441f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_SDIO3, sdio3); 3451f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_SDIO4, sdio4); 3461f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_USB_IC, usb_ic); 3471f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_HSIC2_48M, hsic2_48m); 3481f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_MASTER_CCU_HSIC2_12M, hsic2_12m); 3491f27f152SAlex Elder 3501f27f152SAlex Elder return 0; 3511f27f152SAlex Elder } 3521f27f152SAlex Elder 3531f27f152SAlex Elder static int __init bcm281xx_slave_ccu_clks_setup(struct ccu_data *ccu) 3541f27f152SAlex Elder { 3551f27f152SAlex Elder struct clk **clks; 3561f27f152SAlex Elder size_t count = BCM281XX_SLAVE_CCU_CLOCK_COUNT; 3571f27f152SAlex Elder 3581f27f152SAlex Elder clks = kzalloc(count * sizeof(*clks), GFP_KERNEL); 3591f27f152SAlex Elder if (!clks) { 3601f27f152SAlex Elder pr_err("%s: failed to allocate slave clocks\n", __func__); 3611f27f152SAlex Elder return -ENOMEM; 3621f27f152SAlex Elder } 3631f27f152SAlex Elder ccu->data.clks = clks; 3641f27f152SAlex Elder ccu->data.clk_num = count; 3651f27f152SAlex Elder 3661f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_UARTB, uartb); 3671f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_UARTB2, uartb2); 3681f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_UARTB3, uartb3); 3691f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_UARTB4, uartb4); 3701f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_SSP0, ssp0); 3711f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_SSP2, ssp2); 3721f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_BSC1, bsc1); 3731f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_BSC2, bsc2); 3741f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_BSC3, bsc3); 3751f27f152SAlex Elder PERI_CLK_SETUP(clks, ccu, BCM281XX_SLAVE_CCU_PWM, pwm); 3761f27f152SAlex Elder 3771f27f152SAlex Elder return 0; 3781f27f152SAlex Elder } 3791f27f152SAlex Elder 3801f27f152SAlex Elder /* Device tree match table callback functions */ 3811f27f152SAlex Elder 3821f27f152SAlex Elder static void __init kona_dt_root_ccu_setup(struct device_node *node) 3831f27f152SAlex Elder { 3841f27f152SAlex Elder kona_dt_ccu_setup(node, bcm281xx_root_ccu_clks_setup); 3851f27f152SAlex Elder } 3861f27f152SAlex Elder 3871f27f152SAlex Elder static void __init kona_dt_aon_ccu_setup(struct device_node *node) 3881f27f152SAlex Elder { 3891f27f152SAlex Elder kona_dt_ccu_setup(node, bcm281xx_aon_ccu_clks_setup); 3901f27f152SAlex Elder } 3911f27f152SAlex Elder 3921f27f152SAlex Elder static void __init kona_dt_hub_ccu_setup(struct device_node *node) 3931f27f152SAlex Elder { 3941f27f152SAlex Elder kona_dt_ccu_setup(node, bcm281xx_hub_ccu_clks_setup); 3951f27f152SAlex Elder } 3961f27f152SAlex Elder 3971f27f152SAlex Elder static void __init kona_dt_master_ccu_setup(struct device_node *node) 3981f27f152SAlex Elder { 3991f27f152SAlex Elder kona_dt_ccu_setup(node, bcm281xx_master_ccu_clks_setup); 4001f27f152SAlex Elder } 4011f27f152SAlex Elder 4021f27f152SAlex Elder static void __init kona_dt_slave_ccu_setup(struct device_node *node) 4031f27f152SAlex Elder { 4041f27f152SAlex Elder kona_dt_ccu_setup(node, bcm281xx_slave_ccu_clks_setup); 4051f27f152SAlex Elder } 4061f27f152SAlex Elder 4071f27f152SAlex Elder CLK_OF_DECLARE(bcm11351_root_ccu, BCM11351_DT_ROOT_CCU_COMPAT, 4081f27f152SAlex Elder kona_dt_root_ccu_setup); 4091f27f152SAlex Elder CLK_OF_DECLARE(bcm11351_aon_ccu, BCM11351_DT_AON_CCU_COMPAT, 4101f27f152SAlex Elder kona_dt_aon_ccu_setup); 4111f27f152SAlex Elder CLK_OF_DECLARE(bcm11351_hub_ccu, BCM11351_DT_HUB_CCU_COMPAT, 4121f27f152SAlex Elder kona_dt_hub_ccu_setup); 4131f27f152SAlex Elder CLK_OF_DECLARE(bcm11351_master_ccu, BCM11351_DT_MASTER_CCU_COMPAT, 4141f27f152SAlex Elder kona_dt_master_ccu_setup); 4151f27f152SAlex Elder CLK_OF_DECLARE(bcm11351_slave_ccu, BCM11351_DT_SLAVE_CCU_COMPAT, 4161f27f152SAlex Elder kona_dt_slave_ccu_setup); 417