1 /* SPDX-License-Identifier: GPL-2.0 */ 2 #ifndef ARCH_X86_CPU_H 3 #define ARCH_X86_CPU_H 4 5 /* attempt to consolidate cpu attributes */ 6 struct cpu_dev { 7 const char *c_vendor; 8 9 /* some have two possibilities for cpuid string */ 10 const char *c_ident[2]; 11 12 void (*c_early_init)(struct cpuinfo_x86 *); 13 void (*c_bsp_init)(struct cpuinfo_x86 *); 14 void (*c_init)(struct cpuinfo_x86 *); 15 void (*c_identify)(struct cpuinfo_x86 *); 16 void (*c_detect_tlb)(struct cpuinfo_x86 *); 17 int c_x86_vendor; 18 #ifdef CONFIG_X86_32 19 /* Optional vendor specific routine to obtain the cache size. */ 20 unsigned int (*legacy_cache_size)(struct cpuinfo_x86 *, 21 unsigned int); 22 23 /* Family/stepping-based lookup table for model names. */ 24 struct legacy_cpu_model_info { 25 int family; 26 const char *model_names[16]; 27 } legacy_models[5]; 28 #endif 29 }; 30 31 struct _tlb_table { 32 unsigned char descriptor; 33 char tlb_type; 34 unsigned int entries; 35 /* unsigned int ways; */ 36 char info[128]; 37 }; 38 39 #define cpu_dev_register(cpu_devX) \ 40 static const struct cpu_dev *const __cpu_dev_##cpu_devX __used \ 41 __section(".x86_cpu_dev.init") = \ 42 &cpu_devX; 43 44 extern const struct cpu_dev *const __x86_cpu_dev_start[], 45 *const __x86_cpu_dev_end[]; 46 47 #ifdef CONFIG_CPU_SUP_INTEL 48 enum tsx_ctrl_states { 49 TSX_CTRL_ENABLE, 50 TSX_CTRL_DISABLE, 51 TSX_CTRL_RTM_ALWAYS_ABORT, 52 TSX_CTRL_NOT_SUPPORTED, 53 }; 54 55 extern __ro_after_init enum tsx_ctrl_states tsx_ctrl_state; 56 57 extern void __init tsx_init(void); 58 void tsx_ap_init(void); 59 #else 60 static inline void tsx_init(void) { } 61 static inline void tsx_ap_init(void) { } 62 #endif /* CONFIG_CPU_SUP_INTEL */ 63 64 extern void init_spectral_chicken(struct cpuinfo_x86 *c); 65 66 extern void get_cpu_cap(struct cpuinfo_x86 *c); 67 extern void get_cpu_address_sizes(struct cpuinfo_x86 *c); 68 extern void cpu_detect_cache_sizes(struct cpuinfo_x86 *c); 69 extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); 70 extern void init_intel_cacheinfo(struct cpuinfo_x86 *c); 71 extern void init_amd_cacheinfo(struct cpuinfo_x86 *c); 72 extern void init_hygon_cacheinfo(struct cpuinfo_x86 *c); 73 74 extern void detect_num_cpu_cores(struct cpuinfo_x86 *c); 75 extern int detect_extended_topology_early(struct cpuinfo_x86 *c); 76 extern int detect_extended_topology(struct cpuinfo_x86 *c); 77 extern int detect_ht_early(struct cpuinfo_x86 *c); 78 extern void detect_ht(struct cpuinfo_x86 *c); 79 extern void check_null_seg_clears_base(struct cpuinfo_x86 *c); 80 81 unsigned int aperfmperf_get_khz(int cpu); 82 void cpu_select_mitigations(void); 83 84 extern void x86_spec_ctrl_setup_ap(void); 85 extern void update_srbds_msr(void); 86 extern void update_gds_msr(void); 87 88 extern enum spectre_v2_mitigation spectre_v2_enabled; 89 90 static inline bool spectre_v2_in_eibrs_mode(enum spectre_v2_mitigation mode) 91 { 92 return mode == SPECTRE_V2_EIBRS || 93 mode == SPECTRE_V2_EIBRS_RETPOLINE || 94 mode == SPECTRE_V2_EIBRS_LFENCE; 95 } 96 #endif /* ARCH_X86_CPU_H */ 97