11965aae3SH. Peter Anvin #ifndef _ASM_X86_APIC_H 21965aae3SH. Peter Anvin #define _ASM_X86_APIC_H 3bb898558SAl Viro 4e2780a68SIngo Molnar #include <linux/cpumask.h> 5bb898558SAl Viro #include <linux/delay.h> 6e2780a68SIngo Molnar #include <linux/pm.h> 7bb898558SAl Viro 8bb898558SAl Viro #include <asm/alternative.h> 9bb898558SAl Viro #include <asm/cpufeature.h> 10e2780a68SIngo Molnar #include <asm/processor.h> 11e2780a68SIngo Molnar #include <asm/apicdef.h> 12e2780a68SIngo Molnar #include <asm/atomic.h> 13e2780a68SIngo Molnar #include <asm/fixmap.h> 14e2780a68SIngo Molnar #include <asm/mpspec.h> 15e2780a68SIngo Molnar #include <asm/system.h> 16bb898558SAl Viro #include <asm/msr.h> 17bb898558SAl Viro 18bb898558SAl Viro #define ARCH_APICTIMER_STOPS_ON_C3 1 19bb898558SAl Viro 20bb898558SAl Viro /* 21bb898558SAl Viro * Debugging macros 22bb898558SAl Viro */ 23bb898558SAl Viro #define APIC_QUIET 0 24bb898558SAl Viro #define APIC_VERBOSE 1 25bb898558SAl Viro #define APIC_DEBUG 2 26bb898558SAl Viro 27bb898558SAl Viro /* 28bb898558SAl Viro * Define the default level of output to be very little 29bb898558SAl Viro * This can be turned up by using apic=verbose for more 30bb898558SAl Viro * information and apic=debug for _lots_ of information. 31bb898558SAl Viro * apic_verbosity is defined in apic.c 32bb898558SAl Viro */ 33bb898558SAl Viro #define apic_printk(v, s, a...) do { \ 34bb898558SAl Viro if ((v) <= apic_verbosity) \ 35bb898558SAl Viro printk(s, ##a); \ 36bb898558SAl Viro } while (0) 37bb898558SAl Viro 38bb898558SAl Viro 39160d8dacSIngo Molnar #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32) 40bb898558SAl Viro extern void generic_apic_probe(void); 41160d8dacSIngo Molnar #else 42160d8dacSIngo Molnar static inline void generic_apic_probe(void) 43160d8dacSIngo Molnar { 44160d8dacSIngo Molnar } 45160d8dacSIngo Molnar #endif 46bb898558SAl Viro 47bb898558SAl Viro #ifdef CONFIG_X86_LOCAL_APIC 48bb898558SAl Viro 49bb898558SAl Viro extern unsigned int apic_verbosity; 50bb898558SAl Viro extern int local_apic_timer_c2_ok; 51bb898558SAl Viro 52bb898558SAl Viro extern int disable_apic; 530939e4fdSIngo Molnar 540939e4fdSIngo Molnar #ifdef CONFIG_SMP 550939e4fdSIngo Molnar extern void __inquire_remote_apic(int apicid); 560939e4fdSIngo Molnar #else /* CONFIG_SMP */ 570939e4fdSIngo Molnar static inline void __inquire_remote_apic(int apicid) 580939e4fdSIngo Molnar { 590939e4fdSIngo Molnar } 600939e4fdSIngo Molnar #endif /* CONFIG_SMP */ 610939e4fdSIngo Molnar 620939e4fdSIngo Molnar static inline void default_inquire_remote_apic(int apicid) 630939e4fdSIngo Molnar { 640939e4fdSIngo Molnar if (apic_verbosity >= APIC_DEBUG) 650939e4fdSIngo Molnar __inquire_remote_apic(apicid); 660939e4fdSIngo Molnar } 670939e4fdSIngo Molnar 68bb898558SAl Viro /* 69bb898558SAl Viro * Basic functions accessing APICs. 70bb898558SAl Viro */ 71bb898558SAl Viro #ifdef CONFIG_PARAVIRT 72bb898558SAl Viro #include <asm/paravirt.h> 73bb898558SAl Viro #else 74bb898558SAl Viro #define setup_boot_clock setup_boot_APIC_clock 75bb898558SAl Viro #define setup_secondary_clock setup_secondary_APIC_clock 76bb898558SAl Viro #endif 77bb898558SAl Viro 7870511134SRavikiran G Thirumalai #ifdef CONFIG_X86_64 79bb898558SAl Viro extern int is_vsmp_box(void); 80129d8bc8SYinghai Lu #else 81129d8bc8SYinghai Lu static inline int is_vsmp_box(void) 82129d8bc8SYinghai Lu { 83129d8bc8SYinghai Lu return 0; 84129d8bc8SYinghai Lu } 85129d8bc8SYinghai Lu #endif 86bb898558SAl Viro extern void xapic_wait_icr_idle(void); 87bb898558SAl Viro extern u32 safe_xapic_wait_icr_idle(void); 88bb898558SAl Viro extern void xapic_icr_write(u32, u32); 89bb898558SAl Viro extern int setup_profiling_timer(unsigned int); 90bb898558SAl Viro 91bb898558SAl Viro static inline void native_apic_mem_write(u32 reg, u32 v) 92bb898558SAl Viro { 93bb898558SAl Viro volatile u32 *addr = (volatile u32 *)(APIC_BASE + reg); 94bb898558SAl Viro 95bb898558SAl Viro alternative_io("movl %0, %1", "xchgl %0, %1", X86_FEATURE_11AP, 96bb898558SAl Viro ASM_OUTPUT2("=r" (v), "=m" (*addr)), 97bb898558SAl Viro ASM_OUTPUT2("0" (v), "m" (*addr))); 98bb898558SAl Viro } 99bb898558SAl Viro 100bb898558SAl Viro static inline u32 native_apic_mem_read(u32 reg) 101bb898558SAl Viro { 102bb898558SAl Viro return *((volatile u32 *)(APIC_BASE + reg)); 103bb898558SAl Viro } 104bb898558SAl Viro 105c1eeb2deSYinghai Lu extern void native_apic_wait_icr_idle(void); 106c1eeb2deSYinghai Lu extern u32 native_safe_apic_wait_icr_idle(void); 107c1eeb2deSYinghai Lu extern void native_apic_icr_write(u32 low, u32 id); 108c1eeb2deSYinghai Lu extern u64 native_apic_icr_read(void); 109c1eeb2deSYinghai Lu 110b24696bcSFenghua Yu #define EIM_8BIT_APIC_ID 0 111b24696bcSFenghua Yu #define EIM_32BIT_APIC_ID 1 112b24696bcSFenghua Yu 113d0b03bd1SHan, Weidong #ifdef CONFIG_X86_X2APIC 114ce4e240cSSuresh Siddha /* 115ce4e240cSSuresh Siddha * Make previous memory operations globally visible before 116ce4e240cSSuresh Siddha * sending the IPI through x2apic wrmsr. We need a serializing instruction or 117ce4e240cSSuresh Siddha * mfence for this. 118ce4e240cSSuresh Siddha */ 119ce4e240cSSuresh Siddha static inline void x2apic_wrmsr_fence(void) 120ce4e240cSSuresh Siddha { 121ce4e240cSSuresh Siddha asm volatile("mfence" : : : "memory"); 122ce4e240cSSuresh Siddha } 123ce4e240cSSuresh Siddha 124bb898558SAl Viro static inline void native_apic_msr_write(u32 reg, u32 v) 125bb898558SAl Viro { 126bb898558SAl Viro if (reg == APIC_DFR || reg == APIC_ID || reg == APIC_LDR || 127bb898558SAl Viro reg == APIC_LVR) 128bb898558SAl Viro return; 129bb898558SAl Viro 130bb898558SAl Viro wrmsr(APIC_BASE_MSR + (reg >> 4), v, 0); 131bb898558SAl Viro } 132bb898558SAl Viro 133bb898558SAl Viro static inline u32 native_apic_msr_read(u32 reg) 134bb898558SAl Viro { 135bb898558SAl Viro u32 low, high; 136bb898558SAl Viro 137bb898558SAl Viro if (reg == APIC_DFR) 138bb898558SAl Viro return -1; 139bb898558SAl Viro 140bb898558SAl Viro rdmsr(APIC_BASE_MSR + (reg >> 4), low, high); 141bb898558SAl Viro return low; 142bb898558SAl Viro } 143bb898558SAl Viro 144c1eeb2deSYinghai Lu static inline void native_x2apic_wait_icr_idle(void) 145c1eeb2deSYinghai Lu { 146c1eeb2deSYinghai Lu /* no need to wait for icr idle in x2apic */ 147c1eeb2deSYinghai Lu return; 148c1eeb2deSYinghai Lu } 149c1eeb2deSYinghai Lu 150c1eeb2deSYinghai Lu static inline u32 native_safe_x2apic_wait_icr_idle(void) 151c1eeb2deSYinghai Lu { 152c1eeb2deSYinghai Lu /* no need to wait for icr idle in x2apic */ 153c1eeb2deSYinghai Lu return 0; 154c1eeb2deSYinghai Lu } 155c1eeb2deSYinghai Lu 156c1eeb2deSYinghai Lu static inline void native_x2apic_icr_write(u32 low, u32 id) 157c1eeb2deSYinghai Lu { 158c1eeb2deSYinghai Lu wrmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), ((__u64) id) << 32 | low); 159c1eeb2deSYinghai Lu } 160c1eeb2deSYinghai Lu 161c1eeb2deSYinghai Lu static inline u64 native_x2apic_icr_read(void) 162c1eeb2deSYinghai Lu { 163c1eeb2deSYinghai Lu unsigned long val; 164c1eeb2deSYinghai Lu 165c1eeb2deSYinghai Lu rdmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), val); 166c1eeb2deSYinghai Lu return val; 167c1eeb2deSYinghai Lu } 168c1eeb2deSYinghai Lu 169ef1f87aaSSuresh Siddha extern int x2apic, x2apic_phys; 170bb898558SAl Viro extern void check_x2apic(void); 171bb898558SAl Viro extern void enable_x2apic(void); 172bb898558SAl Viro extern void enable_IR_x2apic(void); 173bb898558SAl Viro extern void x2apic_icr_write(u32 low, u32 id); 174bb898558SAl Viro static inline int x2apic_enabled(void) 175bb898558SAl Viro { 176bb898558SAl Viro int msr, msr2; 177bb898558SAl Viro 178bb898558SAl Viro if (!cpu_has_x2apic) 179bb898558SAl Viro return 0; 180bb898558SAl Viro 181bb898558SAl Viro rdmsr(MSR_IA32_APICBASE, msr, msr2); 182bb898558SAl Viro if (msr & X2APIC_ENABLE) 183bb898558SAl Viro return 1; 184bb898558SAl Viro return 0; 185bb898558SAl Viro } 186bb898558SAl Viro #else 18706cd9a7dSYinghai Lu static inline void check_x2apic(void) 18806cd9a7dSYinghai Lu { 18906cd9a7dSYinghai Lu } 19006cd9a7dSYinghai Lu static inline void enable_x2apic(void) 19106cd9a7dSYinghai Lu { 19206cd9a7dSYinghai Lu } 19306cd9a7dSYinghai Lu static inline void enable_IR_x2apic(void) 19406cd9a7dSYinghai Lu { 19506cd9a7dSYinghai Lu } 19606cd9a7dSYinghai Lu static inline int x2apic_enabled(void) 19706cd9a7dSYinghai Lu { 19806cd9a7dSYinghai Lu return 0; 19906cd9a7dSYinghai Lu } 200cf6567feSSuresh Siddha 201cf6567feSSuresh Siddha #define x2apic 0 202cf6567feSSuresh Siddha 203bb898558SAl Viro #endif 204bb898558SAl Viro 205bb898558SAl Viro extern int get_physical_broadcast(void); 206bb898558SAl Viro 20706cd9a7dSYinghai Lu #ifdef CONFIG_X86_X2APIC 208bb898558SAl Viro static inline void ack_x2APIC_irq(void) 209bb898558SAl Viro { 210bb898558SAl Viro /* Docs say use 0 for future compatibility */ 211bb898558SAl Viro native_apic_msr_write(APIC_EOI, 0); 212bb898558SAl Viro } 213bb898558SAl Viro #endif 214bb898558SAl Viro 215bb898558SAl Viro extern int lapic_get_maxlvt(void); 216bb898558SAl Viro extern void clear_local_APIC(void); 217bb898558SAl Viro extern void connect_bsp_APIC(void); 218bb898558SAl Viro extern void disconnect_bsp_APIC(int virt_wire_setup); 219bb898558SAl Viro extern void disable_local_APIC(void); 220bb898558SAl Viro extern void lapic_shutdown(void); 221bb898558SAl Viro extern int verify_local_APIC(void); 222bb898558SAl Viro extern void cache_APIC_registers(void); 223bb898558SAl Viro extern void sync_Arb_IDs(void); 224bb898558SAl Viro extern void init_bsp_APIC(void); 225bb898558SAl Viro extern void setup_local_APIC(void); 226bb898558SAl Viro extern void end_local_APIC_setup(void); 227bb898558SAl Viro extern void init_apic_mappings(void); 228bb898558SAl Viro extern void setup_boot_APIC_clock(void); 229bb898558SAl Viro extern void setup_secondary_APIC_clock(void); 230bb898558SAl Viro extern int APIC_init_uniprocessor(void); 231bb898558SAl Viro extern void enable_NMI_through_LVT0(void); 232bb898558SAl Viro 233bb898558SAl Viro /* 234bb898558SAl Viro * On 32bit this is mach-xxx local 235bb898558SAl Viro */ 236bb898558SAl Viro #ifdef CONFIG_X86_64 237bb898558SAl Viro extern void early_init_lapic_mapping(void); 238bb898558SAl Viro extern int apic_is_clustered_box(void); 239bb898558SAl Viro #else 240bb898558SAl Viro static inline int apic_is_clustered_box(void) 241bb898558SAl Viro { 242bb898558SAl Viro return 0; 243bb898558SAl Viro } 244bb898558SAl Viro #endif 245bb898558SAl Viro 246bb898558SAl Viro extern u8 setup_APIC_eilvt_mce(u8 vector, u8 msg_type, u8 mask); 247bb898558SAl Viro extern u8 setup_APIC_eilvt_ibs(u8 vector, u8 msg_type, u8 mask); 248bb898558SAl Viro 249bb898558SAl Viro 250bb898558SAl Viro #else /* !CONFIG_X86_LOCAL_APIC */ 251bb898558SAl Viro static inline void lapic_shutdown(void) { } 252bb898558SAl Viro #define local_apic_timer_c2_ok 1 253bb898558SAl Viro static inline void init_apic_mappings(void) { } 254d3ec5caeSIvan Vecera static inline void disable_local_APIC(void) { } 255bb898558SAl Viro 256bb898558SAl Viro #endif /* !CONFIG_X86_LOCAL_APIC */ 257bb898558SAl Viro 2581f75ed0cSIngo Molnar #ifdef CONFIG_X86_64 2591f75ed0cSIngo Molnar #define SET_APIC_ID(x) (apic->set_apic_id(x)) 2601f75ed0cSIngo Molnar #else 2611f75ed0cSIngo Molnar 2621f75ed0cSIngo Molnar #endif 2631f75ed0cSIngo Molnar 264e2780a68SIngo Molnar /* 265e2780a68SIngo Molnar * Copyright 2004 James Cleverdon, IBM. 266e2780a68SIngo Molnar * Subject to the GNU Public License, v.2 267e2780a68SIngo Molnar * 268e2780a68SIngo Molnar * Generic APIC sub-arch data struct. 269e2780a68SIngo Molnar * 270e2780a68SIngo Molnar * Hacked for x86-64 by James Cleverdon from i386 architecture code by 271e2780a68SIngo Molnar * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and 272e2780a68SIngo Molnar * James Cleverdon. 273e2780a68SIngo Molnar */ 274be163a15SIngo Molnar struct apic { 275e2780a68SIngo Molnar char *name; 276e2780a68SIngo Molnar 277e2780a68SIngo Molnar int (*probe)(void); 278e2780a68SIngo Molnar int (*acpi_madt_oem_check)(char *oem_id, char *oem_table_id); 279e2780a68SIngo Molnar int (*apic_id_registered)(void); 280e2780a68SIngo Molnar 281e2780a68SIngo Molnar u32 irq_delivery_mode; 282e2780a68SIngo Molnar u32 irq_dest_mode; 283e2780a68SIngo Molnar 284e2780a68SIngo Molnar const struct cpumask *(*target_cpus)(void); 285e2780a68SIngo Molnar 286e2780a68SIngo Molnar int disable_esr; 287e2780a68SIngo Molnar 288e2780a68SIngo Molnar int dest_logical; 289e2780a68SIngo Molnar unsigned long (*check_apicid_used)(physid_mask_t bitmap, int apicid); 290e2780a68SIngo Molnar unsigned long (*check_apicid_present)(int apicid); 291e2780a68SIngo Molnar 292e2780a68SIngo Molnar void (*vector_allocation_domain)(int cpu, struct cpumask *retmask); 293e2780a68SIngo Molnar void (*init_apic_ldr)(void); 294e2780a68SIngo Molnar 295e2780a68SIngo Molnar physid_mask_t (*ioapic_phys_id_map)(physid_mask_t map); 296e2780a68SIngo Molnar 297e2780a68SIngo Molnar void (*setup_apic_routing)(void); 298e2780a68SIngo Molnar int (*multi_timer_check)(int apic, int irq); 299e2780a68SIngo Molnar int (*apicid_to_node)(int logical_apicid); 300e2780a68SIngo Molnar int (*cpu_to_logical_apicid)(int cpu); 301e2780a68SIngo Molnar int (*cpu_present_to_apicid)(int mps_cpu); 302e2780a68SIngo Molnar physid_mask_t (*apicid_to_cpu_present)(int phys_apicid); 303e2780a68SIngo Molnar void (*setup_portio_remap)(void); 304e2780a68SIngo Molnar int (*check_phys_apicid_present)(int boot_cpu_physical_apicid); 305e2780a68SIngo Molnar void (*enable_apic_mode)(void); 306e2780a68SIngo Molnar int (*phys_pkg_id)(int cpuid_apic, int index_msb); 307e2780a68SIngo Molnar 308e2780a68SIngo Molnar /* 309be163a15SIngo Molnar * When one of the next two hooks returns 1 the apic 310e2780a68SIngo Molnar * is switched to this. Essentially they are additional 311e2780a68SIngo Molnar * probe functions: 312e2780a68SIngo Molnar */ 313e2780a68SIngo Molnar int (*mps_oem_check)(struct mpc_table *mpc, char *oem, char *productid); 314e2780a68SIngo Molnar 315e2780a68SIngo Molnar unsigned int (*get_apic_id)(unsigned long x); 316e2780a68SIngo Molnar unsigned long (*set_apic_id)(unsigned int id); 317e2780a68SIngo Molnar unsigned long apic_id_mask; 318e2780a68SIngo Molnar 319e2780a68SIngo Molnar unsigned int (*cpu_mask_to_apicid)(const struct cpumask *cpumask); 320e2780a68SIngo Molnar unsigned int (*cpu_mask_to_apicid_and)(const struct cpumask *cpumask, 321e2780a68SIngo Molnar const struct cpumask *andmask); 322e2780a68SIngo Molnar 323e2780a68SIngo Molnar /* ipi */ 324e2780a68SIngo Molnar void (*send_IPI_mask)(const struct cpumask *mask, int vector); 325e2780a68SIngo Molnar void (*send_IPI_mask_allbutself)(const struct cpumask *mask, 326e2780a68SIngo Molnar int vector); 327e2780a68SIngo Molnar void (*send_IPI_allbutself)(int vector); 328e2780a68SIngo Molnar void (*send_IPI_all)(int vector); 329e2780a68SIngo Molnar void (*send_IPI_self)(int vector); 330e2780a68SIngo Molnar 331e2780a68SIngo Molnar /* wakeup_secondary_cpu */ 3321f5bcabfSIngo Molnar int (*wakeup_secondary_cpu)(int apicid, unsigned long start_eip); 333e2780a68SIngo Molnar 334e2780a68SIngo Molnar int trampoline_phys_low; 335e2780a68SIngo Molnar int trampoline_phys_high; 336e2780a68SIngo Molnar 337e2780a68SIngo Molnar void (*wait_for_init_deassert)(atomic_t *deassert); 338e2780a68SIngo Molnar void (*smp_callin_clear_local_apic)(void); 339e2780a68SIngo Molnar void (*inquire_remote_apic)(int apicid); 340e2780a68SIngo Molnar 341e2780a68SIngo Molnar /* apic ops */ 342e2780a68SIngo Molnar u32 (*read)(u32 reg); 343e2780a68SIngo Molnar void (*write)(u32 reg, u32 v); 344e2780a68SIngo Molnar u64 (*icr_read)(void); 345e2780a68SIngo Molnar void (*icr_write)(u32 low, u32 high); 346e2780a68SIngo Molnar void (*wait_icr_idle)(void); 347e2780a68SIngo Molnar u32 (*safe_wait_icr_idle)(void); 348e2780a68SIngo Molnar }; 349e2780a68SIngo Molnar 3500917c01fSIngo Molnar /* 3510917c01fSIngo Molnar * Pointer to the local APIC driver in use on this system (there's 3520917c01fSIngo Molnar * always just one such driver in use - the kernel decides via an 3530917c01fSIngo Molnar * early probing process which one it picks - and then sticks to it): 3540917c01fSIngo Molnar */ 355be163a15SIngo Molnar extern struct apic *apic; 3560917c01fSIngo Molnar 3570917c01fSIngo Molnar /* 3580917c01fSIngo Molnar * APIC functionality to boot other CPUs - only used on SMP: 3590917c01fSIngo Molnar */ 3600917c01fSIngo Molnar #ifdef CONFIG_SMP 3612b6163bfSYinghai Lu extern atomic_t init_deasserted; 3622b6163bfSYinghai Lu extern int wakeup_secondary_cpu_via_nmi(int apicid, unsigned long start_eip); 3630917c01fSIngo Molnar #endif 364e2780a68SIngo Molnar 365e2780a68SIngo Molnar static inline u32 apic_read(u32 reg) 366e2780a68SIngo Molnar { 367e2780a68SIngo Molnar return apic->read(reg); 368e2780a68SIngo Molnar } 369e2780a68SIngo Molnar 370e2780a68SIngo Molnar static inline void apic_write(u32 reg, u32 val) 371e2780a68SIngo Molnar { 372e2780a68SIngo Molnar apic->write(reg, val); 373e2780a68SIngo Molnar } 374e2780a68SIngo Molnar 375e2780a68SIngo Molnar static inline u64 apic_icr_read(void) 376e2780a68SIngo Molnar { 377e2780a68SIngo Molnar return apic->icr_read(); 378e2780a68SIngo Molnar } 379e2780a68SIngo Molnar 380e2780a68SIngo Molnar static inline void apic_icr_write(u32 low, u32 high) 381e2780a68SIngo Molnar { 382e2780a68SIngo Molnar apic->icr_write(low, high); 383e2780a68SIngo Molnar } 384e2780a68SIngo Molnar 385e2780a68SIngo Molnar static inline void apic_wait_icr_idle(void) 386e2780a68SIngo Molnar { 387e2780a68SIngo Molnar apic->wait_icr_idle(); 388e2780a68SIngo Molnar } 389e2780a68SIngo Molnar 390e2780a68SIngo Molnar static inline u32 safe_apic_wait_icr_idle(void) 391e2780a68SIngo Molnar { 392e2780a68SIngo Molnar return apic->safe_wait_icr_idle(); 393e2780a68SIngo Molnar } 394e2780a68SIngo Molnar 395e2780a68SIngo Molnar 396e2780a68SIngo Molnar static inline void ack_APIC_irq(void) 397e2780a68SIngo Molnar { 398b2b35259SIngo Molnar #ifdef CONFIG_X86_LOCAL_APIC 399e2780a68SIngo Molnar /* 400e2780a68SIngo Molnar * ack_APIC_irq() actually gets compiled as a single instruction 401e2780a68SIngo Molnar * ... yummie. 402e2780a68SIngo Molnar */ 403e2780a68SIngo Molnar 404e2780a68SIngo Molnar /* Docs say use 0 for future compatibility */ 405e2780a68SIngo Molnar apic_write(APIC_EOI, 0); 406b2b35259SIngo Molnar #endif 407e2780a68SIngo Molnar } 408e2780a68SIngo Molnar 409e2780a68SIngo Molnar static inline unsigned default_get_apic_id(unsigned long x) 410e2780a68SIngo Molnar { 411e2780a68SIngo Molnar unsigned int ver = GET_APIC_VERSION(apic_read(APIC_LVR)); 412e2780a68SIngo Molnar 41342937e81SAndreas Herrmann if (APIC_XAPIC(ver) || boot_cpu_has(X86_FEATURE_EXTD_APICID)) 414e2780a68SIngo Molnar return (x >> 24) & 0xFF; 415e2780a68SIngo Molnar else 416e2780a68SIngo Molnar return (x >> 24) & 0x0F; 417e2780a68SIngo Molnar } 418e2780a68SIngo Molnar 419e2780a68SIngo Molnar /* 420e2780a68SIngo Molnar * Warm reset vector default position: 421e2780a68SIngo Molnar */ 422e2780a68SIngo Molnar #define DEFAULT_TRAMPOLINE_PHYS_LOW 0x467 423e2780a68SIngo Molnar #define DEFAULT_TRAMPOLINE_PHYS_HIGH 0x469 424e2780a68SIngo Molnar 4252b6163bfSYinghai Lu #ifdef CONFIG_X86_64 426be163a15SIngo Molnar extern struct apic apic_flat; 427be163a15SIngo Molnar extern struct apic apic_physflat; 428be163a15SIngo Molnar extern struct apic apic_x2apic_cluster; 429be163a15SIngo Molnar extern struct apic apic_x2apic_phys; 430e2780a68SIngo Molnar extern int default_acpi_madt_oem_check(char *, char *); 431e2780a68SIngo Molnar 432e2780a68SIngo Molnar extern void apic_send_IPI_self(int vector); 433e2780a68SIngo Molnar 434be163a15SIngo Molnar extern struct apic apic_x2apic_uv_x; 435e2780a68SIngo Molnar DECLARE_PER_CPU(int, x2apic_extra_bits); 436e2780a68SIngo Molnar 437e2780a68SIngo Molnar extern int default_cpu_present_to_apicid(int mps_cpu); 438e2780a68SIngo Molnar extern int default_check_phys_apicid_present(int boot_cpu_physical_apicid); 439e2780a68SIngo Molnar #endif 440e2780a68SIngo Molnar 441e2780a68SIngo Molnar static inline void default_wait_for_init_deassert(atomic_t *deassert) 442e2780a68SIngo Molnar { 443e2780a68SIngo Molnar while (!atomic_read(deassert)) 444e2780a68SIngo Molnar cpu_relax(); 445e2780a68SIngo Molnar return; 446e2780a68SIngo Molnar } 447e2780a68SIngo Molnar 448e2780a68SIngo Molnar extern void generic_bigsmp_probe(void); 449e2780a68SIngo Molnar 450e2780a68SIngo Molnar 451e2780a68SIngo Molnar #ifdef CONFIG_X86_LOCAL_APIC 452e2780a68SIngo Molnar 453e2780a68SIngo Molnar #include <asm/smp.h> 454e2780a68SIngo Molnar 455e2780a68SIngo Molnar #define APIC_DFR_VALUE (APIC_DFR_FLAT) 456e2780a68SIngo Molnar 457e2780a68SIngo Molnar static inline const struct cpumask *default_target_cpus(void) 458e2780a68SIngo Molnar { 459e2780a68SIngo Molnar #ifdef CONFIG_SMP 460e2780a68SIngo Molnar return cpu_online_mask; 461e2780a68SIngo Molnar #else 462e2780a68SIngo Molnar return cpumask_of(0); 463e2780a68SIngo Molnar #endif 464e2780a68SIngo Molnar } 465e2780a68SIngo Molnar 466e2780a68SIngo Molnar DECLARE_EARLY_PER_CPU(u16, x86_bios_cpu_apicid); 467e2780a68SIngo Molnar 468e2780a68SIngo Molnar 469e2780a68SIngo Molnar static inline unsigned int read_apic_id(void) 470e2780a68SIngo Molnar { 471e2780a68SIngo Molnar unsigned int reg; 472e2780a68SIngo Molnar 473e2780a68SIngo Molnar reg = apic_read(APIC_ID); 474e2780a68SIngo Molnar 475e2780a68SIngo Molnar return apic->get_apic_id(reg); 476e2780a68SIngo Molnar } 477e2780a68SIngo Molnar 478e2780a68SIngo Molnar extern void default_setup_apic_routing(void); 479e2780a68SIngo Molnar 480e2780a68SIngo Molnar #ifdef CONFIG_X86_32 481e2780a68SIngo Molnar /* 482e2780a68SIngo Molnar * Set up the logical destination ID. 483e2780a68SIngo Molnar * 484e2780a68SIngo Molnar * Intel recommends to set DFR, LDR and TPR before enabling 485e2780a68SIngo Molnar * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel 486e2780a68SIngo Molnar * document number 292116). So here it goes... 487e2780a68SIngo Molnar */ 488e2780a68SIngo Molnar extern void default_init_apic_ldr(void); 489e2780a68SIngo Molnar 490e2780a68SIngo Molnar static inline int default_apic_id_registered(void) 491e2780a68SIngo Molnar { 492e2780a68SIngo Molnar return physid_isset(read_apic_id(), phys_cpu_present_map); 493e2780a68SIngo Molnar } 494e2780a68SIngo Molnar 495f56e5034SYinghai Lu static inline int default_phys_pkg_id(int cpuid_apic, int index_msb) 496f56e5034SYinghai Lu { 497f56e5034SYinghai Lu return cpuid_apic >> index_msb; 498f56e5034SYinghai Lu } 499f56e5034SYinghai Lu 500f56e5034SYinghai Lu extern int default_apicid_to_node(int logical_apicid); 501f56e5034SYinghai Lu 502f56e5034SYinghai Lu #endif 503f56e5034SYinghai Lu 504e2780a68SIngo Molnar static inline unsigned int 505e2780a68SIngo Molnar default_cpu_mask_to_apicid(const struct cpumask *cpumask) 506e2780a68SIngo Molnar { 507f56e5034SYinghai Lu return cpumask_bits(cpumask)[0] & APIC_ALL_CPUS; 508e2780a68SIngo Molnar } 509e2780a68SIngo Molnar 510e2780a68SIngo Molnar static inline unsigned int 511e2780a68SIngo Molnar default_cpu_mask_to_apicid_and(const struct cpumask *cpumask, 512e2780a68SIngo Molnar const struct cpumask *andmask) 513e2780a68SIngo Molnar { 514e2780a68SIngo Molnar unsigned long mask1 = cpumask_bits(cpumask)[0]; 515e2780a68SIngo Molnar unsigned long mask2 = cpumask_bits(andmask)[0]; 516e2780a68SIngo Molnar unsigned long mask3 = cpumask_bits(cpu_online_mask)[0]; 517e2780a68SIngo Molnar 518e2780a68SIngo Molnar return (unsigned int)(mask1 & mask2 & mask3); 519e2780a68SIngo Molnar } 520e2780a68SIngo Molnar 521e2780a68SIngo Molnar static inline unsigned long default_check_apicid_used(physid_mask_t bitmap, int apicid) 522e2780a68SIngo Molnar { 523e2780a68SIngo Molnar return physid_isset(apicid, bitmap); 524e2780a68SIngo Molnar } 525e2780a68SIngo Molnar 526e2780a68SIngo Molnar static inline unsigned long default_check_apicid_present(int bit) 527e2780a68SIngo Molnar { 528e2780a68SIngo Molnar return physid_isset(bit, phys_cpu_present_map); 529e2780a68SIngo Molnar } 530e2780a68SIngo Molnar 531e2780a68SIngo Molnar static inline physid_mask_t default_ioapic_phys_id_map(physid_mask_t phys_map) 532e2780a68SIngo Molnar { 533e2780a68SIngo Molnar return phys_map; 534e2780a68SIngo Molnar } 535e2780a68SIngo Molnar 536e2780a68SIngo Molnar /* Mapping from cpu number to logical apicid */ 537e2780a68SIngo Molnar static inline int default_cpu_to_logical_apicid(int cpu) 538e2780a68SIngo Molnar { 539e2780a68SIngo Molnar return 1 << cpu; 540e2780a68SIngo Molnar } 541e2780a68SIngo Molnar 542e2780a68SIngo Molnar static inline int __default_cpu_present_to_apicid(int mps_cpu) 543e2780a68SIngo Molnar { 544e2780a68SIngo Molnar if (mps_cpu < nr_cpu_ids && cpu_present(mps_cpu)) 545e2780a68SIngo Molnar return (int)per_cpu(x86_bios_cpu_apicid, mps_cpu); 546e2780a68SIngo Molnar else 547e2780a68SIngo Molnar return BAD_APICID; 548e2780a68SIngo Molnar } 549e2780a68SIngo Molnar 550e2780a68SIngo Molnar static inline int 551e2780a68SIngo Molnar __default_check_phys_apicid_present(int boot_cpu_physical_apicid) 552e2780a68SIngo Molnar { 553e2780a68SIngo Molnar return physid_isset(boot_cpu_physical_apicid, phys_cpu_present_map); 554e2780a68SIngo Molnar } 555e2780a68SIngo Molnar 556e2780a68SIngo Molnar #ifdef CONFIG_X86_32 557e2780a68SIngo Molnar static inline int default_cpu_present_to_apicid(int mps_cpu) 558e2780a68SIngo Molnar { 559e2780a68SIngo Molnar return __default_cpu_present_to_apicid(mps_cpu); 560e2780a68SIngo Molnar } 561e2780a68SIngo Molnar 562e2780a68SIngo Molnar static inline int 563e2780a68SIngo Molnar default_check_phys_apicid_present(int boot_cpu_physical_apicid) 564e2780a68SIngo Molnar { 565e2780a68SIngo Molnar return __default_check_phys_apicid_present(boot_cpu_physical_apicid); 566e2780a68SIngo Molnar } 567e2780a68SIngo Molnar #else 568e2780a68SIngo Molnar extern int default_cpu_present_to_apicid(int mps_cpu); 569e2780a68SIngo Molnar extern int default_check_phys_apicid_present(int boot_cpu_physical_apicid); 570e2780a68SIngo Molnar #endif 571e2780a68SIngo Molnar 572e2780a68SIngo Molnar static inline physid_mask_t default_apicid_to_cpu_present(int phys_apicid) 573e2780a68SIngo Molnar { 574e2780a68SIngo Molnar return physid_mask_of_physid(phys_apicid); 575e2780a68SIngo Molnar } 576e2780a68SIngo Molnar 577e2780a68SIngo Molnar #endif /* CONFIG_X86_LOCAL_APIC */ 578e2780a68SIngo Molnar 5792f205bc4SIngo Molnar #ifdef CONFIG_X86_32 5802f205bc4SIngo Molnar extern u8 cpu_2_logical_apicid[NR_CPUS]; 5812f205bc4SIngo Molnar #endif 5822f205bc4SIngo Molnar 5831965aae3SH. Peter Anvin #endif /* _ASM_X86_APIC_H */ 584