xref: /openbmc/linux/arch/x86/boot/cpuflags.c (revision 60253f10)
1b2441318SGreg Kroah-Hartman // SPDX-License-Identifier: GPL-2.0
2dd78b973SKees Cook #include <linux/types.h>
3dd78b973SKees Cook #include "bitops.h"
4dd78b973SKees Cook 
5dd78b973SKees Cook #include <asm/processor-flags.h>
6dd78b973SKees Cook #include <asm/required-features.h>
7dd78b973SKees Cook #include <asm/msr-index.h>
8dd78b973SKees Cook #include "cpuflags.h"
9dd78b973SKees Cook 
10dd78b973SKees Cook struct cpu_features cpu;
11dd78b973SKees Cook u32 cpu_vendor[3];
12dd78b973SKees Cook 
13dd78b973SKees Cook static bool loaded_flags;
14dd78b973SKees Cook 
has_fpu(void)15dd78b973SKees Cook static int has_fpu(void)
16dd78b973SKees Cook {
17dd78b973SKees Cook 	u16 fcw = -1, fsw = -1;
18dd78b973SKees Cook 	unsigned long cr0;
19dd78b973SKees Cook 
20dd78b973SKees Cook 	asm volatile("mov %%cr0,%0" : "=r" (cr0));
21dd78b973SKees Cook 	if (cr0 & (X86_CR0_EM|X86_CR0_TS)) {
22dd78b973SKees Cook 		cr0 &= ~(X86_CR0_EM|X86_CR0_TS);
23dd78b973SKees Cook 		asm volatile("mov %0,%%cr0" : : "r" (cr0));
24dd78b973SKees Cook 	}
25dd78b973SKees Cook 
26dd78b973SKees Cook 	asm volatile("fninit ; fnstsw %0 ; fnstcw %1"
27dd78b973SKees Cook 		     : "+m" (fsw), "+m" (fcw));
28dd78b973SKees Cook 
29dd78b973SKees Cook 	return fsw == 0 && (fcw & 0x103f) == 0x003f;
30dd78b973SKees Cook }
31dd78b973SKees Cook 
325fbbc25aSDavid Woodhouse /*
335fbbc25aSDavid Woodhouse  * For building the 16-bit code we want to explicitly specify 32-bit
345fbbc25aSDavid Woodhouse  * push/pop operations, rather than just saying 'pushf' or 'popf' and
355fbbc25aSDavid Woodhouse  * letting the compiler choose. But this is also included from the
365fbbc25aSDavid Woodhouse  * compressed/ directory where it may be 64-bit code, and thus needs
375fbbc25aSDavid Woodhouse  * to be 'pushfq' or 'popfq' in that case.
385fbbc25aSDavid Woodhouse  */
395fbbc25aSDavid Woodhouse #ifdef __x86_64__
405fbbc25aSDavid Woodhouse #define PUSHF "pushfq"
415fbbc25aSDavid Woodhouse #define POPF "popfq"
425fbbc25aSDavid Woodhouse #else
435fbbc25aSDavid Woodhouse #define PUSHF "pushfl"
445fbbc25aSDavid Woodhouse #define POPF "popfl"
455fbbc25aSDavid Woodhouse #endif
465fbbc25aSDavid Woodhouse 
has_eflag(unsigned long mask)47dd78b973SKees Cook int has_eflag(unsigned long mask)
48dd78b973SKees Cook {
49dd78b973SKees Cook 	unsigned long f0, f1;
50dd78b973SKees Cook 
515fbbc25aSDavid Woodhouse 	asm volatile(PUSHF "	\n\t"
525fbbc25aSDavid Woodhouse 		     PUSHF "	\n\t"
53dd78b973SKees Cook 		     "pop %0	\n\t"
54dd78b973SKees Cook 		     "mov %0,%1	\n\t"
55dd78b973SKees Cook 		     "xor %2,%1	\n\t"
56dd78b973SKees Cook 		     "push %1	\n\t"
575fbbc25aSDavid Woodhouse 		     POPF "	\n\t"
585fbbc25aSDavid Woodhouse 		     PUSHF "	\n\t"
59dd78b973SKees Cook 		     "pop %1	\n\t"
605fbbc25aSDavid Woodhouse 		     POPF
61dd78b973SKees Cook 		     : "=&r" (f0), "=&r" (f1)
62dd78b973SKees Cook 		     : "ri" (mask));
63dd78b973SKees Cook 
64dd78b973SKees Cook 	return !!((f0^f1) & mask);
65dd78b973SKees Cook }
66dd78b973SKees Cook 
cpuid_count(u32 id,u32 count,u32 * a,u32 * b,u32 * c,u32 * d)674b05f815SKuppuswamy Sathyanarayanan void cpuid_count(u32 id, u32 count, u32 *a, u32 *b, u32 *c, u32 *d)
68dd78b973SKees Cook {
69*60253f10SUros Bizjak 	asm volatile("cpuid"
70*60253f10SUros Bizjak 		     : "=a" (*a), "=b" (*b), "=c" (*c), "=d" (*d)
71*60253f10SUros Bizjak 		     : "0" (id), "2" (count)
72dd78b973SKees Cook 	);
73dd78b973SKees Cook }
74dd78b973SKees Cook 
753677d4c6SKirill A. Shutemov #define cpuid(id, a, b, c, d) cpuid_count(id, 0, a, b, c, d)
763677d4c6SKirill A. Shutemov 
get_cpuflags(void)776e6a4932SH. Peter Anvin void get_cpuflags(void)
78dd78b973SKees Cook {
79dd78b973SKees Cook 	u32 max_intel_level, max_amd_level;
80dd78b973SKees Cook 	u32 tfms;
81dd78b973SKees Cook 	u32 ignored;
82dd78b973SKees Cook 
83dd78b973SKees Cook 	if (loaded_flags)
84dd78b973SKees Cook 		return;
85dd78b973SKees Cook 	loaded_flags = true;
86dd78b973SKees Cook 
87dd78b973SKees Cook 	if (has_fpu())
88dd78b973SKees Cook 		set_bit(X86_FEATURE_FPU, cpu.flags);
89dd78b973SKees Cook 
90dd78b973SKees Cook 	if (has_eflag(X86_EFLAGS_ID)) {
91dd78b973SKees Cook 		cpuid(0x0, &max_intel_level, &cpu_vendor[0], &cpu_vendor[2],
92dd78b973SKees Cook 		      &cpu_vendor[1]);
93dd78b973SKees Cook 
94dd78b973SKees Cook 		if (max_intel_level >= 0x00000001 &&
95dd78b973SKees Cook 		    max_intel_level <= 0x0000ffff) {
96dd78b973SKees Cook 			cpuid(0x1, &tfms, &ignored, &cpu.flags[4],
97dd78b973SKees Cook 			      &cpu.flags[0]);
98dd78b973SKees Cook 			cpu.level = (tfms >> 8) & 15;
99e4a84be6SDave Hansen 			cpu.family = cpu.level;
100dd78b973SKees Cook 			cpu.model = (tfms >> 4) & 15;
101dd78b973SKees Cook 			if (cpu.level >= 6)
102dd78b973SKees Cook 				cpu.model += ((tfms >> 16) & 0xf) << 4;
103dd78b973SKees Cook 		}
104dd78b973SKees Cook 
1053677d4c6SKirill A. Shutemov 		if (max_intel_level >= 0x00000007) {
1063677d4c6SKirill A. Shutemov 			cpuid_count(0x00000007, 0, &ignored, &ignored,
1073677d4c6SKirill A. Shutemov 					&cpu.flags[16], &ignored);
1083677d4c6SKirill A. Shutemov 		}
1093677d4c6SKirill A. Shutemov 
110dd78b973SKees Cook 		cpuid(0x80000000, &max_amd_level, &ignored, &ignored,
111dd78b973SKees Cook 		      &ignored);
112dd78b973SKees Cook 
113dd78b973SKees Cook 		if (max_amd_level >= 0x80000001 &&
114dd78b973SKees Cook 		    max_amd_level <= 0x8000ffff) {
115dd78b973SKees Cook 			cpuid(0x80000001, &ignored, &ignored, &cpu.flags[6],
116dd78b973SKees Cook 			      &cpu.flags[1]);
117dd78b973SKees Cook 		}
118dd78b973SKees Cook 	}
119dd78b973SKees Cook }
120