xref: /openbmc/linux/arch/sparc/include/uapi/asm/psr.h (revision 6f52b16c)
16f52b16cSGreg Kroah-Hartman /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
254579826SDavid Howells /*
354579826SDavid Howells  * psr.h: This file holds the macros for masking off various parts of
454579826SDavid Howells  *        the processor status register on the Sparc. This is valid
554579826SDavid Howells  *        for Version 8. On the V9 this is renamed to the PSTATE
654579826SDavid Howells  *        register and its members are accessed as fields like
754579826SDavid Howells  *        PSTATE.PRIV for the current CPU privilege level.
854579826SDavid Howells  *
954579826SDavid Howells  * Copyright (C) 1994 David S. Miller (davem@caip.rutgers.edu)
1054579826SDavid Howells  */
1154579826SDavid Howells 
1254579826SDavid Howells #ifndef _UAPI__LINUX_SPARC_PSR_H
1354579826SDavid Howells #define _UAPI__LINUX_SPARC_PSR_H
1454579826SDavid Howells 
1554579826SDavid Howells /* The Sparc PSR fields are laid out as the following:
1654579826SDavid Howells  *
1754579826SDavid Howells  *  ------------------------------------------------------------------------
1854579826SDavid Howells  *  | impl  | vers  | icc   | resv  | EC | EF | PIL  | S | PS | ET |  CWP  |
1954579826SDavid Howells  *  | 31-28 | 27-24 | 23-20 | 19-14 | 13 | 12 | 11-8 | 7 | 6  | 5  |  4-0  |
2054579826SDavid Howells  *  ------------------------------------------------------------------------
2154579826SDavid Howells  */
2254579826SDavid Howells #define PSR_CWP     0x0000001f         /* current window pointer     */
2354579826SDavid Howells #define PSR_ET      0x00000020         /* enable traps field         */
2454579826SDavid Howells #define PSR_PS      0x00000040         /* previous privilege level   */
2554579826SDavid Howells #define PSR_S       0x00000080         /* current privilege level    */
2654579826SDavid Howells #define PSR_PIL     0x00000f00         /* processor interrupt level  */
2754579826SDavid Howells #define PSR_EF      0x00001000         /* enable floating point      */
2854579826SDavid Howells #define PSR_EC      0x00002000         /* enable co-processor        */
2954579826SDavid Howells #define PSR_SYSCALL 0x00004000         /* inside of a syscall        */
3054579826SDavid Howells #define PSR_LE      0x00008000         /* SuperSparcII little-endian */
3154579826SDavid Howells #define PSR_ICC     0x00f00000         /* integer condition codes    */
3254579826SDavid Howells #define PSR_C       0x00100000         /* carry bit                  */
3354579826SDavid Howells #define PSR_V       0x00200000         /* overflow bit               */
3454579826SDavid Howells #define PSR_Z       0x00400000         /* zero bit                   */
3554579826SDavid Howells #define PSR_N       0x00800000         /* negative bit               */
3654579826SDavid Howells #define PSR_VERS    0x0f000000         /* cpu-version field          */
3754579826SDavid Howells #define PSR_IMPL    0xf0000000         /* cpu-implementation field   */
3854579826SDavid Howells 
3954579826SDavid Howells #define PSR_VERS_SHIFT		24
4054579826SDavid Howells #define PSR_IMPL_SHIFT		28
4154579826SDavid Howells #define PSR_VERS_SHIFTED_MASK	0xf
4254579826SDavid Howells #define PSR_IMPL_SHIFTED_MASK	0xf
4354579826SDavid Howells 
4454579826SDavid Howells #define PSR_IMPL_TI		0x4
4554579826SDavid Howells #define PSR_IMPL_LEON		0xf
4654579826SDavid Howells 
4754579826SDavid Howells 
4854579826SDavid Howells #endif /* _UAPI__LINUX_SPARC_PSR_H */
49